Compact Architecture for ASIC Implementation of the MISTY1 Block Cipher

スポンサーリンク

概要

• 論文の詳細を見る

• This paper proposes a compact hardware (H/W) implementation for the MISTY1 block cipher, which is one of the ISO/IEC 18033-3 standard encryption algorithms. In designing the compact H/W, we focused on optimizing the implementation of FO/FI/FL functions, which are the main components of MISTY1. For this optimization, we propose three new methods; reducing temporary registers for the FO function, shortening the critical path for the FI function, and merging the FL/FL-1 functions. According to our logic synthesis on a 0.18-µm CMOS standard cell library based on our proposed methods, the gate size is 3.4Kgates, which is the smallest as far as we know.

• （社）電子情報通信学会の論文
• 2010-01-01

著者

• ITOH Kouichi

  FUJITSU LABORATORIES Ltd.

• YAMAMOTO Dai

  FUJITSU LABORATORIES Ltd.

• YAJIMA Jun

  FUJITSU LABORATORIES Ltd.

関連論文

• Collision-Based Power Attack for RSA with Small Public Exponent
• A Strict Evaluation on the Number of Conditions for SHA-1 Collision Search
• Collision-Based Power Attack for RSA with Small Public Exponent
• A Practical Countermeasure against Address-bit Differential Power Analysis (特集:プライバシを保護するコンピュータセキュリティ技術)
• Compact Architecture for ASIC Implementation of the MISTY1 Block Cipher
• Small Secret Key Attack on a Takagi's Variant of RSA
• Uniqueness Enhancement of PUF Responses Based on the Locations of Random Outputting RS Latches
• Compact Architecture for ASIC and FPGA Implementation of the KASUMI Block Cipher
• Uniqueness Enhancement of PUF Responses Based on the Locations of Random Outputting RS Latches

スポンサーリンク