Takenaka Masahiko | Secure Computing Lab. Fujitsu Laboratories Ltd.
スポンサーリンク
概要
関連著者
-
Takenaka Masahiko
Secure Computing Lab. Fujitsu Laboratories Ltd.
-
Itoh Kouichi
Secure Computing Lab. Fujitsu Laboratories Ltd.
-
Izu Tetsuya
Secure Computing Lab. Fujitsu Laboratories Ltd.
-
TAKENAKA MASAHIKO
FUJITSU LABORATORIES LTD
-
Takenaka M
Secure Computing Lab. Fujitsu Laboratories Ltd.
-
ITOH Kouichi
FUJITSU LABORATORIES Ltd.
-
OGATA Wakaha
Tokyo Institute of Technology
-
IZU Tetsuya
FUJITSU LABORATORIES Ltd. and FUJITSU Ltd.
-
Shimoyama Takeshi
Secure Computing Lab. Fujitsu Laboratories Ltd.
-
Izu Tetsuya
Fujitsu Laboratories Ltd.
-
Ogata Wakaha
Tokyo Inst. Of Technol. Tokyo Jpn
-
Ogata Wakaha
Department Of Computer Engineering Faculty Of Engineering Himeji Institute Of Technology
-
Ogata Wakaha
Faculty Of Engineering Tokyo Institute Of Technology
-
Masui Shoichi
Fujitsu Laboratories Ltd.
-
TAKENAKA Masahiko
Secure Computing Lab., FUJITSU LABORATORIES Ltd.
-
Takenaka Masahiko
Fujitsu Laboratories Ltd.
-
MUKAIDA Kenji
Fujitsu Ltd.
-
TORII Naoya
Fujitsu Laboratories Ltd.
-
Masui Shoichi
Tohoku Univ. Sendai‐shi Jpn
-
Ogata Wakaha
Faculty Of Engineering Himeji Institute Of Technology
-
Ogata Wakaha
Himeji Institute Of Technology
著作論文
- Forgery Attacks on Time-Stamp, Signed PDF and X.509 Certificate
- A Practical Countermeasure against Address-bit Differential Power Analysis (特集:プライバシを保護するコンピュータセキュリティ技術)
- Design Optimization of a High-Speed, Area-Efficient and Low-Power Montgomery Modular Multiplier for RSA Algorithm(Digital, Low-Power LSI and Low-Power IP)