ITOH Kouichi | FUJITSU LABORATORIES Ltd.
スポンサーリンク
概要
関連著者
-
ITOH Kouichi
FUJITSU LABORATORIES Ltd.
-
YAMAMOTO Dai
FUJITSU LABORATORIES Ltd.
-
YAJIMA Jun
FUJITSU LABORATORIES Ltd.
-
TAKENAKA MASAHIKO
FUJITSU LABORATORIES LTD
-
OGATA Wakaha
Tokyo Institute of Technology
-
Sakiyama Kazuo
The University Of Electro-communications
-
Ochiai Takao
Fujitsu Laboratories Ltd.
-
Iwamoto Mitsugu
The University of Electro-Communications
-
Ota Kazuo
The University of Electro-Communications
-
KUNIHIRO Noboru
The University of Tokyo
-
KUROSAWA Kaoru
Ibaraki University
-
IZU Tetsuya
FUJITSU LABORATORIES Ltd. and FUJITSU Ltd.
-
Kunihiro Noboru
The University Of Electro-communications
-
Itoh Kouichi
Secure Computing Lab. Fujitsu Laboratories Ltd.
-
Izu Tetsuya
Secure Computing Lab. Fujitsu Laboratories Ltd.
-
Izu Tetsuya
Fujitsu Laboratories Ltd.
-
Ogata Wakaha
Tokyo Inst. Of Technol. Tokyo Jpn
-
Ogata Wakaha
Department Of Computer Engineering Faculty Of Engineering Himeji Institute Of Technology
-
Ogata Wakaha
Faculty Of Engineering Tokyo Institute Of Technology
-
Kurosawa Kaoru
Ibaraki Univ. Hitachi‐shi Jpn
-
Takenaka Masahiko
Secure Computing Lab. Fujitsu Laboratories Ltd.
-
Ogata Wakaha
Faculty Of Engineering Himeji Institute Of Technology
-
Ogata Wakaha
Himeji Institute Of Technology
-
Takenaka M
Secure Computing Lab. Fujitsu Laboratories Ltd.
著作論文
- Collision-Based Power Attack for RSA with Small Public Exponent
- Collision-Based Power Attack for RSA with Small Public Exponent
- A Practical Countermeasure against Address-bit Differential Power Analysis (特集:プライバシを保護するコンピュータセキュリティ技術)
- Compact Architecture for ASIC Implementation of the MISTY1 Block Cipher
- Small Secret Key Attack on a Takagi's Variant of RSA
- Uniqueness Enhancement of PUF Responses Based on the Locations of Random Outputting RS Latches
- Compact Architecture for ASIC and FPGA Implementation of the KASUMI Block Cipher
- Uniqueness Enhancement of PUF Responses Based on the Locations of Random Outputting RS Latches