Uniqueness Enhancement of PUF Responses Based on the Locations of Random Outputting RS Latches

スポンサーリンク

概要

• 論文の詳細を見る

• Physical Unclonable Functions (PUFs) are expected to represent an important solution for secure ID generation and authentication etc. In general, PUFs are considered to be more secure the larger their output entropy. However, the entropy of conventional PUFs is lower than the output bit length, because some output bits are random numbers, which are regarded as unnecessary for ID generation and discarded. We propose a novel PUF structure based on a Butterfly PUF with multiple RS latches, which generates larger entropy by utilizing location information of the RS latches generating random numbers. More specifically, while conventional PUFs generate binary values (0/1), the proposed PUF generates ternary values (0/1/random) in order to increase entropy. We estimate the entropy of the proposed PUF. According to our experiment with 40 FPGAs, a Butterfly PUF with 128 RS latches can improve entropy from 116 bits to 192.7 bits, this being maximized when the frequency of each ternary value is equal. We also show the appropriate RS latch structure for satisfying this condition, and validate it through an FPGA experiment.

• 2011-12-07

著者

• ITOH Kouichi

  FUJITSU LABORATORIES Ltd.

• YAMAMOTO Dai

  FUJITSU LABORATORIES Ltd.

• TAKENAKA MASAHIKO

  FUJITSU LABORATORIES LTD

• Sakiyama Kazuo

  The University Of Electro-communications

• Ochiai Takao

  Fujitsu Laboratories Ltd.

• Iwamoto Mitsugu

  The University of Electro-Communications

• Ota Kazuo

  The University of Electro-Communications

関連論文

• Collision-Based Power Attack for RSA with Small Public Exponent
• Extending Bleichenbachers Forgery Attack
• Collision-Based Power Attack for RSA with Small Public Exponent
• A Practical Countermeasure against Address-bit Differential Power Analysis (特集:プライバシを保護するコンピュータセキュリティ技術)
• Compact Architecture for ASIC Implementation of the MISTY1 Block Cipher
• Small Secret Key Attack on a Takagi's Variant of RSA
• Design Optimization of a High-Speed, Area-Efficient and Low-Power Montgomery Modular Multiplier for RSA Algorithm(Digital, Low-Power LSI and Low-Power IP)
• Theoretical Analysis of x^2 Attack on RC6 (Symmetric Cipher) (Cryptography and Information Security)
• Uniqueness Enhancement of PUF Responses Based on the Locations of Random Outputting RS Latches
• Compact Architecture for ASIC and FPGA Implementation of the KASUMI Block Cipher
• Detailed Cost Estimation of CNTW Forgery Attack against EMV Signature Scheme
• Experimental Analysis of Cheon's Algorithm against Pairing-friendly Curves
• Uniqueness Enhancement of PUF Responses Based on the Locations of Random Outputting RS Latches
• Extending Bleichenbacher's Forgery Attack
• A New Type of Fault-Based Attack : Fault Behavior Analysis
• Correlation Power Analysis and Countermeasure on the Stream Cipher Enocoro-128v2

もっと見る 閉じる

スポンサーリンク