Reduction of Test Data Volume and Improvement of Diagnosability Using Hybrid Compression

スポンサーリンク

概要

• 論文の詳細を見る
• 2010-01-01

著者

• UZZAMAN Anis

  Cadence Design Systems, Inc.

• KELLER Brion

  Cadence Design Systems, Inc.

• FOUTZ Brian

  Cadence Design Systems, Inc.

• BHATIA Sandeep

  Cadence Design Systems, Inc.

• BARTENSTEIN Thomas

  Cadence Design Systems, Inc.

• ARAI Masayuki

  Tokyo Metropolitan University

• IWASAKI Kazuhiko

  Tokyo Metropolitan University

• Keller Brion

  Cadence Design Systems Inc.

• Iwasaki K

  Tokyo Metropolitan Univ. Tokyo Jpn

• Iwasaki Kazuhiko

  Faculty Of System Design Tokyo Metropolitan University

• Arai Masayuki

  Tokyo Metropolitan Univ. Tokyo Jpn

• Uzzaman Anis

  Cadence Design Systems Inc.:faculty Of System Design Tokyo Metropolitan University

• Bartenstein Thomas

  Cadence Design Systems Inc.

• Foutz Brian

  Cadence Design Systems Inc.

• Uzzaman Anis

  Cadence Design Systems Inc.

• Bhatia Sandeep

  Cadence Design Systems Inc.

関連論文

• Reduction of Test Data Volume and Improvement of Diagnosability Using Hybrid Compression
• Note on programmable on-product clock generation (OPCG) circuitry for low power aware delay test (ディペンダブルコンピューティング)
• Analytical Model on Hybrid State Saving with a Limited Number of Checkpoints and Bound Rollbacks(Reliability, Maintainability and Safety Analysis)
• Reliability Analysis of a Convolutional-Code-Based Packet Level FEC under Limited Buffer Size(Reliability, Maintainability and Safety Analysis)
• Application of Partially Rotational Scan Technique with Tester IP for Processor Circuits(Scan Testing)(Test and Verification of VLSI)
• Seed Selection Procedure for LFSR-Based Random Pattern Generators(Timing Verification and Test Generation)(VLSI Design and CAD Algorithms)
• High-Assurance Video Conference System over the Internet(Network Systems and Applications)(Assurance Systems and Networks)
• A Technique for Constructing Dependable Internet Server Cluster(Fault Tolerance)
• C-24 Implementation and Experiments on Dependable Video Conference System
• Fault-Tolerance Design for Muiticast Using Convolutional-Code-Based FEC and Its Analytical Evaluation
• Analytical Evaluation of Internet Packet Loss Recovery Using Convolutional Codes
• Analysis of Aliasing Probability for MISRs by Using Complete Weight Distributions
• Hybrid BIST Design for n-Detection Test Using Partially Rotational Scan(Special Issue on Test and Verification of VLSI)
• Mesh Spiral and Mesh Random Networks (Special Issue on Architectures, Algorithms and Networks for Massively Parallel Computing)
• Reduction of Test Data Volume and Improvement of Diagnosability Using Hybrid Compression
• Test Data Compression for Scan-Based BIST Aiming at 100x Compression Rate
• Study on Test Data Reduction Combining Illinois Scan and Bit Flipping
• Study on Expansion of Convolutional Compactors over Galois Field
• Reduction of Area per Good Die for SoC Memory Built-In Self-Test
• Analysis of Probabilistic Trapezoid Protocol for Data Replication

もっと見る 閉じる

スポンサーリンク