Low Threshold Voltage Gate-First pMISFETs with Poly-Si/TiN/HfSiON Stacks Fabricated with PVD-based In-situ Solid Phase Interface Reaction (SPIR) Method
スポンサーリンク
概要
- 論文の詳細を見る
- 2007-09-19
著者
-
WATANABE H.
Graduate School of Engineering, Osaka University
-
Horie S.
Graduate School Of Engineering Osaka University
-
KITANO N.
Graduate School of Engineering, Osaka University
-
ARIMURA H.
Graduate School of Engineering, Osaka University
-
HOSOI T.
Graduate School of Engineering, Osaka University
-
SHIMURA T.
Graduate School of Engineering, Osaka University
-
KAWAHARA T.
Renesas Technology Corporation
-
SAKASHITA S.
Renesas Technology Corporation
-
NISHIDA Y.
Renesas Technology Corporation
-
YUGAMI J.
Renesas Technology Corporation
-
MINAMI T.
Canon ANELVA Corporation
-
KOSUDA M.
Canon ANELVA Corporation
-
Arimura H.
Graduate School Of Engineering Osaka University
-
Kitano N.
Graduate School Of Engineering Osaka University
関連論文
- Systematic studies on Fermi level pining of Hf-based high-k gate stacks
- Low Threshold Voltage Gate-First pMISFETs with Poly-Si/TiN/HfSiON Stacks Fabricated with PVD-based In-situ Solid Phase Interface Reaction (SPIR) Method
- Phase and Composition Control of Ni-FUSI gates by N_2 I/I with Double Ni-silicidation
- Diffusion control technique in TiN stacked metal gate electrodes for p-MISFETs
- The Impact of Thickness Control in HfSiON Gate Dielectric on Electron Mobility with sub-nm EOT