Planar Double Gate CMOS transistors with 40nm metal gate for multipurpose applications

スポンサーリンク

概要

論文の詳細を見る
2004-09-15

著者

関連論文

Strained-Si for CMOS 65nm node : Si_Ge_ SRB or "Low Cost" approach?
3D Stacked Nanowires CMOS Integration with a Damascene Finfet Process
Planar Double Gate CMOS transistors with 40nm metal gate for multipurpose applications
Additivity between sSOI- and CESL-induced nMOSFETs Performance Boosts
A High Pressure High Temperature Poly Buffer LOCOS (HP-HTPBL) Isolation Process for 1Gbit Density Non Volatile Memories
High Performance Shallow Trench Isolation for High Density Flash Memory Cells
A Post Gigabit Generation Flash Memory Shallow Trench Isolation Scheme. The LATI-STI Process (LArge Tilt Implanted Sloped Trench Isolation) Using 100% CMP Planarization

スポンサーリンク