Inoue Junpei | Integrated Research Institute Tokyo Institute Of Technology
スポンサーリンク
概要
関連著者
-
Okada Kenichi
Integrated Research Institute Tokyo Institute Of Technology
-
NAKASHIMA Hidenari
NEC Electronics Corp.
-
Inoue Junpei
Integrated Research Institute Tokyo Institute Of Technology
-
Nakashima Hidenari
Integrated Research Institute Tokyo Institute Of Technology
-
Masu Kazuya
Solutions Research Laboratory Tokyo Institute Of Technology
-
Okada Kenichi
Tokyo Inst. Of Technol. Yokohama‐shi Jpn
-
Masu Kazuya
Integrated Research Institute
-
INOUE Junpei
Integrated Research Institute Laboratory, Tokyo Institute of Technology
-
NAKASHIMA Hidenari
Integrated Research Institute Laboratory, Tokyo Institute of Technology
-
Kyogoku Takanori
Integrated Research Institute Laboratory Tokyo Institute Of Technology
-
Masu Kazuya
Precision And Intelligence Laboratory Tokyo Institute Of Technology
-
OKADA Kenichi
Precision and Intelligence Laboratory, Tokyo Institute of Technology
-
UEZONO Takumi
Integrated Research Institute, Tokyo Institute of Technology
-
Uezono Takumi
Integrated Research Institute Tokyo Institute Of Technology
-
KYOGOKU Takanori
Integrated Research Institute Laboratory, Tokyo Institute of Technology
-
TAKAGI Naohiro
Integrated Research Institute, Tokyo Institute of Technology
-
KYOGOKU Takanori
Precision and Intelligence Laboratory, Tokyo Institute of Technology
-
INOUE Junpei
Precision and Intelligence Laboratory, Tokyo Institute of Technology
-
NAKASHIMA Hidenari
Precision and Intelligence Laboratory, Tokyo Institute of Technology
-
Takagi Naohiro
Integrated Research Institute Tokyo Institute Of Technology
著作論文
- Wire Length Distribution Model for System LSI(Interconnect, VLSI Design and CAD Algorithms)
- Evaluation of X Architecture Using Interconnect Length Distribution(Interconnect, VLSI Design and CAD Algorithms)
- Circuit Performance Prediction Considering Core Utilization with Interconnect Length Distribution Model(Prediction and Analysis, VLSI Design and CAD Algorithms)
- Optimization Technique of Number of Interconnect Layers and Circuit Area Based on Wire Length Distribution