Yajima Shuzo | Faculty Of Engineering Kyoto University

スポンサーリンク

概要

• Yajima Shuzoの詳細を見る
• 同名の論文著者
• Faculty Of Engineering Kyoto Universityの論文著者

関連著者

• Yajima Shuzo

  Faculty Of Engineering Kyoto University

• YAJIMA Shuzo

  Faculty of Information Science, Kyoto University

• TAKENAGA Yasuhiko

  Faculty of Information Science, Kyoto University

• Takenaga Yasuhiko

  Faculty Of Engineering Kyoto University

• Yasuura Hiroto

  Faculty Of Engineering Kyoto University

• TAKAGI Kazuyoshi

  Graduate School of Information Science, Nagoya University

• Ishiura Nagisa

  Faculty Of Engineering Osaka University

• Takagi Kazuyoshi

  Graduate School Of Information Schience Nara Institute Of Schience And Technology

• NITTA Koyo

  Faculty of Information Science, Kyoto University

• BOUNO Hironori

  Faculty of Information Science, Kyoto University

• Horiyama Takashi

  Graduate School Of Engineering Kyoto University

• Nitta Koyo

  Faculty Of Information Science Kyoto University:ntt Lsi Laboratories

• Ochi Hiroyuki

  Faculty Of Information Sciences Hiroshima City University

• Yajima Shuzo

  Faculty Of Information Science Kyoto University

• Yajima Shuzo

  Faculty Of Informatics Kansai University

• Bouno Hironori

  Faculty Of Information Science Kyoto University

• Okabe Yasuo

  Faculty Of Engineering Kyoto University

• HIGUCHI Hiroyuki

  Faculty of Health and Science, Kyushu University of Health and Welfare

• SAWADA Hiroshi

  Faculty of Engineering, Kanazawa University

• OHKUBO Masaaki

  Faculty of Engineering, KYOTO University

• Ohkubo Masaaki

  Faculty Of Engineering Kyoto University

• Takenaga Y

  Univ. Electro‐communications Chofu‐shi Jpn

• Takenaga Yasuhiko

  Faculty Of Information Science Kyoto University

• Sawada Hiroshi

  Faculty Of Engineering Kanazawa University

• Sawada Hiroshi

  Faculty Of Engineering Kyoto University:ntt Communication Science Laboratories

• Higuchi Hiroyuki

  Faculty Of Engineering Kyoto University

もっと見る 閉じる

著作論文

• Computational Power of Nondeterministic Ordered Binary Decision Diagrams and Their Subclasses (Special Section on Discrete Mathematics and Its Applications)
• Formal Design Verification of Combinational Circuits Specified by Recurrence Equations (Special Issue on Synthesis and Verification of Hardware Design)
• Computational Complexity of Manipulating Binary Decision Diagrams
• On Parallel Computation Time of Unification for Restricted Terms
• On the Computational Power of Binary Decision Diagrams
• Hardware Algorithms and Logic Design Automation : An Overview and Progress Report
• Area-Time Efficient Evaluation of Elementary Functions
• Exponential Lower Bounds on the Size of Variants of OBDD Representing Integer Division
• Compaction of Test Sets for Combinatinal Circuits Based on Symbolic Fault Simulation (Special Issue on Synthesis and Verification of Hardware Design)

スポンサーリンク