TAKAGI Kazuyoshi | Graduate School of Information Science, Nagoya University
スポンサーリンク
概要
関連著者
-
TAKAGI Kazuyoshi
Graduate School of Information Science, Nagoya University
-
Takagi Kazuyoshi
Graduate School Of Information Schience Nara Institute Of Schience And Technology
-
NAKAMURA Kazuhiro
Graduate School of Information Science, Nagoya University
-
YAMAMOTO Masatoshi
Graduate School of Information Science, Nagoya University
-
TAKAGI Naofumi
Graduate School of Information Science, Nagoya University
-
Takagi Naofumi
Department Of Communications And Computer Engineering Kyoto University
-
TAKAGI Naofumi
Department of Information Engineering, Nagoya University
-
Yamamoto Masatoshi
Graduate School Of Information Science Nagoya University
-
Takagi Kazuyoshi
Nagoya Univ. Nagoya‐shi Jpn
-
Takagi Kazuyoshi
Graduate School Of Information Science Nagoya University
-
Takagi Kazuyoshi
Graduate School Of Information Science Nara Institute Of Science And Technology
-
NITTA Koyo
Faculty of Information Science, Kyoto University
-
BOUNO Hironori
Faculty of Information Science, Kyoto University
-
TAKENAGA Yasuhiko
Faculty of Information Science, Kyoto University
-
YAJIMA Shuzo
Faculty of Information Science, Kyoto University
-
Nitta Koyo
Faculty Of Information Science Kyoto University:ntt Lsi Laboratories
-
Yajima Shuzo
Faculty Of Engineering Kyoto University
-
Yajima Shuzo
Faculty Of Information Science Kyoto University
-
Bouno Hironori
Faculty Of Information Science Kyoto University
-
Takagi Naofumi
Graduate School Of Information Science Nagoya University
-
Takagi Naofumi
Graduate School Of Informatics Kyoto University
-
Takenaga Yasuhiko
Faculty Of Information Science Kyoto University
-
Takenaga Yasuhiko
Faculty Of Engineering Kyoto University
-
Takagi Naofumi
Department Of Information Engineering Nagoya Univerity
-
Nakamura Kazuhiro
Graduate School Of Information Science Nagoya University
著作論文
- A VLSI Architecture for Output Probability Computations of HMM-Based Recognition Systems with Store-Based Block Parallel Processing
- A VLSI Architecture for Output Probability Computations of HMM-Based Recognition Systems with Store-Based Block Parallel Processing
- Computational Power of Nondeterministic Ordered Binary Decision Diagrams and Their Subclasses (Special Section on Discrete Mathematics and Its Applications)
- Minimum Cut Linear Arrangement of p-q Dags for VLSI Layout of Adder Trees (Special Section on Discrete Mathematics and Its Applications)