On the Computational Power of Binary Decision Diagrams
スポンサーリンク
概要
- 論文の詳細を見る
Binary decision diagrams (BDD's) are graph representations of Boolean functions, and at the same time they can be regarded as a computational model. In this paper, we discuss relations between BDD's and other computational models and clarify the computational power of BDD's. BDD's have the property that each variable is examined only once according to a total order of the variables. We characterize families of BDD's by on-line deterministic Turing machines and families of permutations. To clarify the computational power of BDD's, we discuss the difference of the computational power with respect to the way of reading inputs. We also show that the language TADGAP (Topologically Arranged Deterministic Graph Accessibility Problem) is simultaneously complete for both of the class U-PolyBDD of languages accepted by uniform families of polynomial-size BDD's and the class DL of languages accepted by log-space bounded deterministic Turing machines. From the results, we can see that the problem whether U-PolyBDD ⊊ U-NC^1 is equivalent to a famous open problem whether DL ⊊ U-NC^1, where U-NC^1 is the class of languages accepted by uniform families of log-depth constant fan-in logic circuits.
- 社団法人電子情報通信学会の論文
- 1994-06-25
著者
-
TAKENAGA Yasuhiko
Faculty of Information Science, Kyoto University
-
YAJIMA Shuzo
Faculty of Information Science, Kyoto University
-
Yajima Shuzo
Faculty Of Engineering Kyoto University
-
SAWADA Hiroshi
Faculty of Engineering, Kanazawa University
-
Takenaga Y
Univ. Electro‐communications Chofu‐shi Jpn
-
Takenaga Yasuhiko
Faculty Of Engineering Kyoto University
-
Sawada Hiroshi
Faculty Of Engineering Kanazawa University
-
Sawada Hiroshi
Faculty Of Engineering Kyoto University:ntt Communication Science Laboratories
関連論文
- Computational Power of Nondeterministic Ordered Binary Decision Diagrams and Their Subclasses (Special Section on Discrete Mathematics and Its Applications)
- Formal Design Verification of Combinational Circuits Specified by Recurrence Equations (Special Issue on Synthesis and Verification of Hardware Design)
- Degradation of Kenaf Core by Steam Explosion and Saccharification for Useful Utilization of Biowaste
- Computational Complexity of Manipulating Binary Decision Diagrams
- On Parallel Computation Time of Unification for Restricted Terms
- On the Computational Power of Binary Decision Diagrams
- Hardware Algorithms and Logic Design Automation : An Overview and Progress Report
- Area-Time Efficient Evaluation of Elementary Functions
- Exponential Lower Bounds on the Size of Variants of OBDD Representing Integer Division
- Compaction of Test Sets for Combinatinal Circuits Based on Symbolic Fault Simulation (Special Issue on Synthesis and Verification of Hardware Design)
- Microwave CT Imaging for a Human Forearm at 3 GHz