Fabrication of 3-5 on insulator structures on Si using microchannel epitaxy with a two-step growth technique
スポンサーリンク
概要
- 論文の詳細を見る
- Published by the Japan Society of Applied Physics through the Institute of Pure and Applied Physicsの論文
著者
関連論文
- Examination of the Universality of Hole Mobility in Strained-Si p-MOSFETs
- Comparative Study on Influence of Subband Structures on Electrical Characteristics of III-V Semiconductor, Ge and Si Channel n-MISFETs
- Fabrication of 3-5 on insulator structures on Si using microchannel epitaxy with a two-step growth technique
- Fabrication of III-V-O-I (III-V on Insulator) structures on Si using micro-channel epitaxy with a two-step growth technique
- Fabrication of SiO_2/Ge MIS structures by plasma oxidation of ultrathin Si films grown on Ge
- Ultra-thin Ge-on-Insulator (GOI) Metal S/D p-channel MOSFETs fabricated by low temperature MBE growth
- Evaluation of SiO_2/GeO_2/Ge MIS Interface Properties by Low Temperature Conductance Method