Improving Read Disturb Characteristics by Self-Boosting Read Scheme for Multilevel NAND Flash Memories
スポンサーリンク
概要
- 論文の詳細を見る
A new NAND string and its read operation scheme using self-boosting as a solution for improving read disturb characteristics of NAND flash memories are proposed. By using the proposed self-boosting read scheme, which includes an optimized bias voltage and adjusted threshold voltage ($V_{\text{th}}$) of dummy cells, the self-boosted channel voltage prevents soft-programming in unselected memory cells during read operation due to reduced electric field across tunnel oxide. Compared to the conventional scheme this leads to a significant improvement in read disturb characteristics. From simulation and measurement results, the worst electric field of the proposed NAND flash memory during read operation is decreased by around 50% and $V_{\text{th}}$ shifts caused by read disturb is lowered by around 40%, compared to conventional NAND. The proposed NAND was fabricated in a 60 nm NAND technology and successfully demonstrated.
- 2009-04-25
著者
-
SONG Youngsun
Memory Business, Samsung Electronics Co., Ltd.
-
KANG Myounggon
Memory Business, Samsung Electronics Co., Ltd.
-
Park Ki-tae
Memory Business Samsung Electronics Co. Ltd.
-
Song Yunheub
Department Of Electronics Engineering Chungnam National University
-
Kim Changhyun
Memory Division Samsung Electronics Co. Ltd.
-
Choi Byung
Memory R&D Center, Memory Business, Samsung Electronics Co., Ltd., San #14, Banwol-dong, Hwasung, Kyunggi-do 445-701, Korea
-
Song Youngsun
Memory R&D Center, Memory Business, Samsung Electronics Co., Ltd., San #14, Banwol-dong, Hwasung, Kyunggi-do 445-701, Korea
-
Hwang Soonwook
Memory R&D Center, Memory Business, Samsung Electronics Co., Ltd., San #14, Banwol-dong, Hwasung, Kyunggi-do 445-701, Korea
-
Lee Yeong-Taek
Memory R&D Center, Memory Business, Samsung Electronics Co., Ltd., San #14, Banwol-dong, Hwasung, Kyunggi-do 445-701, Korea
-
Song Yunheub
Department of Electronics and Communications Engineering, Hanyang University, 17 Haengdang-dong, Seongdong-gu, Seoul 133-791, Korea
-
Song Yunheub
Department of Electronics and Computer Engineering, Hanyang University, 17 Haengdang-dong, Seongdong-gu, Seoul 133-791, Korea
-
Lee Yeong-Taek
Memory R&D Center, Memory Business, Samsung Electronics Co., Ltd., San #14, Banwol-dong, Hwasung, Kyunggi-do 445-701, Korea
-
Park Ki-Tae
Memory R&D Center, Memory Business, Samsung Electronics Co., Ltd., San #14, Banwol-dong, Hwasung, Kyunggi-do 445-701, Korea
-
Kang Myounggon
Memory R&D Center, Memory Business, Samsung Electronics Co., Ltd., San #14, Banwol-dong, Hwasung, Kyunggi-do 445-701, Korea
-
Hwang Soonwook
Memory R&D Center, Memory Business, Samsung Electronics Co., Ltd., San #14, Banwol-dong, Hwasung, Kyunggi-do 445-701, Korea
関連論文
- Boosted Bit Line Program Scheme for Low Operating Voltage MLC NAND Flash Memory
- Near Surface Oxide Trap Density Profiling in NO and Remote Plasma Nitrided Oxides in Nano-Scale MOSFETs, Using Multi-Temperature Charge Pumping Technique : N_ vs. Oxide Processing
- Data Retention Characteristics of MONOS Devices with High-k Dielectrics and High-work Function Metal-gates for Multi-gigabit Flash Memory
- Scalable Wordline Shielding Scheme using Dummy Cell beyond 40nm NAND Flash Memory for Eliminating Abnormal Disturb of Edge Memory Cell
- Improving Read Disturb Characteristics by Self-Boosting Read Scheme for Multilevel NAND Flash Memories
- Suppression of Threshold Voltage Fluctuation by Control of Channel Profile for NOR Flash Memory Scaling
- Design Techniques of Delay-Locked Loop for Jitter Minimization in DRAM Applications(Electronic Circuits)