Threshold Voltage Modulation Technique using Fluorine Treatment through Atomic Layer Deposition TiN Suitable for Complementary Metal–Oxide–Semiconductor Devices
スポンサーリンク
概要
- 論文の詳細を見る
We propose a fluorine (F) treatment technique that is suitable for threshold voltage ($V_{\text{th}}$) modulation in p-channel metal–oxide–semiconductor field-effect transistors (PMOSFETs) with the atomic layer deposition (ALD) TiN/HfO2 gate structure. A work function near the band edge is achieved using the F treatment technique without the degradation of hole mobility in PMOSFETs. $V_{\text{th}}$ shift value is almost the same regardless of gate length. The barrier height shift attributable to the F treatment corresponds closely to the $V_{\text{th}}$ shift. It is found that the F treatment technique modulates the effective work function. No $V_{\text{th}}$ shift in n-channel MOSFET (NMOSFETs), namely, the ALD-TiN/HfSix/HfO2 gate stack structure, is observed with F treatment. It is confirmed that F treatment is a suitable technique for complementary MOSFET (CMOSFETs) due to the confinement of $V_{\text{th}}$ shift only to PMOSFETs.
- 2008-04-25
著者
-
Kadomura Shingo
Semiconductor Technology Development Division Semiconductor Business Group Sony Corporation
-
Iwamoto Hayato
Semiconductor Technology Development Division Semiconductor Business Group Sony Corporation
-
Hirano Tomoyuki
Semiconductor Technology Development Division Semiconductor Business Group Sony Corporation
-
Tai Kaori
Semiconductor Technology Development Division Semiconductor Business Group Sony Corporation
-
Yamaguchi Shinpei
Semiconductor Technology Development Division Semiconductor Business Group Sony Corporation
-
Kazi Salam
Semiconductor Technology Development Division, Semiconductor Business Group, Sony Corporation, 4-14-1 Asahi-cho, Atsugi, Kanagawa 243-0014, Japan
-
Oshiyama Itaru
Semiconductor Technology Development Division, Semiconductor Business Group, Sony Corporation, 4-14-1 Asahi-cho, Atsugi, Kanagawa 243-0014, Japan
-
Ando Takashi
Semiconductor Technology Development Division, Semiconductor Business Group, Sony Corporation, 4-14-1 Asahi-cho, Atsugi, Kanagawa 243-0014, Japan
-
Yamamoto Ryo
Semiconductor Technology Development Division, Semiconductor Business Group, Sony Corporation, 4-14-1 Asahi-cho, Atsugi, Kanagawa 243-0014, Japan
-
Tateshita Yasushi
Semiconductor Technology Development Division, Semiconductor Business Group, Sony Corporation, 4-14-1 Asahi-cho, Atsugi, Kanagawa 243-0014, Japan
-
Wakabayashi Hitoshi
Semiconductor Technology Development Division, Semiconductor Business Group, Sony Corporation, 4-14-1 Asahi-cho, Atsugi, Kanagawa 243-0014, Japan
-
Tagawa Yukio
Semiconductor Technology Development Division, Semiconductor Business Group, Sony Corporation, 4-14-1 Asahi-cho, Atsugi, Kanagawa 243-0014, Japan
-
Saito Masaki
Semiconductor Technology Development Division, Semiconductor Business Group, Sony Corporation, 4-14-1 Asahi-cho, Atsugi, Kanagawa 243-0014, Japan
-
Nagashima Naoki
Semiconductor Technology Development Division, Semiconductor Business Group, Sony Corporation, 4-14-1 Asahi-cho, Atsugi, Kanagawa 243-0014, Japan
-
Tanaka Kazuki
Semiconductor Technology Development Division, Semiconductor Business Group, Sony Corporation, 4-14-1 Asahi-cho, Atsugi, Kanagawa 243-0014, Japan
-
Nakata Masashi
Semiconductor Technology Development Division, Semiconductor Business Group, Sony Corporation, 4-14-1 Asahi-cho, Atsugi, Kanagawa 243-0014, Japan
-
Yamanaka Mayumi
Semiconductor Technology Development Division, Semiconductor Business Group, Sony Corporation, 4-14-1 Asahi-cho, Atsugi, Kanagawa 243-0014, Japan
-
Kanda Sayuri
Semiconductor Technology Development Division, Semiconductor Business Group, Sony Corporation, 4-14-1 Asahi-cho, Atsugi, Kanagawa 243-0014, Japan
-
Tukamoto Masanori
Semiconductor Technology Development Division, Semiconductor Business Group, Sony Corporation, 4-14-1 Asahi-cho, Atsugi, Kanagawa 243-0014, Japan
関連論文
- Mechanism of Carrier Mobility Degradation Induced by Crystallization of HfO_2 Gate Dielectrics
- In-situ Doped Si Selective Epitaxial Growth for Raised Source/Drain Extension CMOSFET
- Atmospheric In-situ Arsenic-Doped SiGe Selective Epitaxial Growth for Raised Extension NMOSFET
- Low Threshold Voltage and High Mobility N-Channel Metal–Oxide–Semiconductor Field-Effect Transistor Using Hf–Si/HfO2 Gate Stack Fabricated by Gate-Last Process
- Threshold Voltage Modulation Technique using Fluorine Treatment through Atomic Layer Deposition TiN Suitable for Complementary Metal–Oxide–Semiconductor Devices
- Application of HfSiON to Deep-Trench Capacitors of Sub-45-nm-Node Embedded Dynamic Random-Access Memory
- Tinv Scaling and Gate Leakage Reduction for n-Type Metal Oxide Semiconductor Field Effect Transistor with HfSix/HfO2 Gate Stack by Interfacial Layer Formation Using Ozone–Water-Last Treatment
- Atmospheric In situ Arsenic-Doped SiGe Selective Epitaxial Growth for Raised-Extension N-type Metal–Oxide–Semiconductor Field-Effect Transistor
- Investigation of In-situ Boron-Doped Si Selective Epitaxial Growth by Comparison with Arsenic Doping