Matching Properties of Polycrystalline Silicon Thin-Film Transistors Studied Using Wide-Use Circuit Simulator
スポンサーリンク
概要
- 論文の詳細を見る
A method of describing polycrystalline silicon (poly-Si) thin-film transistors (TFTs) including latitudinal grain boundaries is devised by dividing a channel region into segments. Each segment is written with one transistor. Calculations are carried out using the simulation program with integrated circuit emphasis (SPICE) level-III model. By this method, the on-current variation of grain-enhanced poly-Si TFTs can be characterized on the basis of the number of grain boundaries crossing a channel region. The variation of field effect mobility is found to follow Pelgrom’s model in the long channel region, however, it shows enhanced mismatch behaviors in the short channel region.
- 2008-11-25
著者
関連論文
- Grain-Boundary Related Hot Carrier Degradation Mechanism in Low-Temperature Polycrystalline Silicon Thin-Film Transistors
- Impact of Hot Carrier Stress on Low-Frequency Noise Characteristics in Floating-Body Silicon-on-Insulator Metal Oxide Semiconductor Field-Effect Transistors
- Impact of Hot Carrier Stress on Low-Frequency Noise Characteristics in Floating-Body SOI MOSFETs
- Modification of Surface State Density Distribution of p-InP Surfaces by Nitrogen Radical Exposure
- Matching Properties of Polycrystalline Silicon Thin-Film Transistors Studied Using Wide-Use Circuit Simulator
- Grain-Boundary Related Hot Carrier Degradation Mechanism in Low-Temperature Polycrystalline Silicon Thin-Film Transistors