Influence on Accelerated Soft Error Rate in Static Random Access Memory using Metal Plate Capacitor Structure

スポンサーリンク

概要

• 論文の詳細を見る

• We compared and analyzed accelerated soft error rate (ASER) for several cell structures and metal plate (MP) capacitor in the fabricated 16 mega static random access memory (SRAM). Application of the buried N-well (BNW) lowered the ASER value compared to the normal well and buried P-well (BPW) structure. By applying the new MP capacitor with the BNW in SRAM, the lowest ASER value can be obtained. The thinner oxide thickness of the MP capacitor provides higher capacitance and lower ASER value. The ASER is improved from 5492 failure in time (FIT) to 1030 FIT on 2.4 V after sole application of the BNW. However, it is dramatically improved to 15 FIT once the MP capacitor is additionally applied.

• Published by the Japan Society of Applied Physics through the Institute of Pure and Applied Physicsの論文
• 2006-09-15

著者

• Wang Jin-suk

  Department Of Electronics Engineering Chungnam National University

• GONG Myeong-Kook

  R&D Center, Optoway, Inc.

• Kim Do-woo

  Department Of Digital Design Korea Women's Polytechnic

• Gong Myeong-Kook

  R&D Center, Optoway, Inc., Sinil-dong, Daeduck-gu, Daejeon 306-230, Korea

関連論文

• Abnormal Oxidation of Nickel Silicide on N-Type Substrate and Effect of Preamorphization Implantation
• Influence on Accelerated Soft Error Rate in Static Random Access Memory using Metal Plate Capacitor Structure
• Highly Thermal Immune Nitrogen-Doped Ni–Germanosilicide with Co/TiN Double Layer for Nano-Scale Complementary Metal Oxide Semiconductor Applications
• Novel Nitrogen Doped Ni Self-Alingned Silicide Process for Nanoscale Complementary Metal Oxide Semiconductor Technology
• Characterization of Nickel-Silicide Dependence on the Substrate Dopants for Nanoscale Complementary Metal Oxide Semiconductor Technology
• Influence on Accelerated Soft Error Rate in Static Random Access Memory using Metal Plate Capacitor Structure

スポンサーリンク