High-Speed Low-Power Boosted Level Converters for Dual Supply Systems
スポンサーリンク
概要
- 論文の詳細を見る
This paper introduces novel high-speed and low-power boosted level converters for use in dual-supply systems. The proposed level converters adopt a voltage boosting at the gate of pull-down transistors to improve driving speed and reduce contention problem. Comparison results in a 0.13-µm CMOS process indicated that the proposed level converters provided up to 70% delay reduction with up to 57% power-delay product (PDP) reduction as compared to conventional level converters.
- The Institute of Electronics, Information and Communication Engineersの論文
著者
-
Han Sang-keun
School Of Information And Communication Engineering Sungkyunkwan University
-
JUN Young-Hyun
Samusung Electronics
-
Kong Bai-Sun
School of Inform. and Comm. Eng., Sungkyunkwan University
-
PARK KeeChan
Department of Electronic Engineering, Konkuk University
関連論文
- New Low-Voltage Low-Latency Mixed-Voltage I/O Buffer
- CMOS Level Converter with Balanced Rise and Fall Delays(Electronic Circuits)
- Low-Power High-Speed Data Serializer for Mobile TFT-LCD Driver ICs
- A Novel Body Bias Selection Scheme for Leakage Minimization
- Low-power dual-supply clock networks with clock gating and frequency doubling
- New low-voltage small-area mixed-voltage I/O buffer
- Novel explicit pulse-based flip-flop for high speed and low power SoCs
- A Shift Register for Depletion-Mode Oxide TFTs with Very Low Power Consumption
- High-Speed Low-Power Boosted Level Converters for Dual Supply Systems
- CMOS cross-coupled charge pump with improved latch-up immunity
- High-Speed Low-Power Boosted Level Converters for Dual Supply Systems