A low cost test pattern generator for test-per-clock BIST scheme
スポンサーリンク
概要
- 論文の詳細を見る
Test power and test overhead are crucial to VLSI and SOC testing. This paper proposes a low cost test pattern generator (TPG) for test-per-clock built-in self-test (BIST) scheme. The proposed method utilizes a two-dimensional TPG and a bit-XOR array to reduce area overhead, and generates single input change (SIC) sequences to reduce input transitions of the circuit under test (CUT). Simulation results on ISCAS benchmarks demonstrate that the proposed method can achieve high fault coverage and effectively reduce test power.
著者
-
LEI Shaochong
School of Electronic & Information Engineering, Xian Jiaotong University
-
LIANG Feng
School of Electronic & Information Engineering, Xian Jiaotong University
-
LIU Zeye
School of Electronic & Information Engineering, Xian Jiaotong University
-
WANG Zhen
School of Electronic & Information Engineering, Xian Jiaotong University
関連論文
- A Low Power Test Pattern Generator for BIST
- A low cost test pattern generator for test-per-clock BIST scheme
- A Low Power Test Pattern Generator for BIST
- A Single Input Change Test Pattern Generator for Sequential Circuits
- Low-power programmable linear-phase filter designed for fully balanced bio-signal recording application
- Fractionally Spaced Equalization for Asynchronous Broadband Analog Network Coding
- A novel single event upset hardened CMOS SRAM cell
- A Subthreshold Swing Model for Fully-Depleted Silicon-on-Insulator Metal--Oxide--Semiconductor Field Effect Transistors with Vertical Gaussian Profile
- A Subthreshold Current Model of Fully-Depleted Silicon-on-Insulator Metal--Oxide--Semiconductor Field Effect Transistors with Vertical Gaussian Profile