A Single Input Change Test Pattern Generator for Sequential Circuits
スポンサーリンク
概要
- 論文の詳細を見る
- 2008-08-01
著者
-
LEI Shaochong
School of Electronic & Information Engineering, Xian Jiaotong University
-
LIANG Feng
School of Electronic & Information Engineering, Xian Jiaotong University
-
Lei Shaochong
School Of Electronic & Information Engineering Xi'an Jiaotong University
-
SHAO ZhiBiao
School of Electronic & Information Engineering, Xi'an Jiaotong University
-
Liang Feng
School Of Electronic & Information Engineering Xi'an Jiaotong University
-
Shao Zhibiao
School Of Electronic & Information Engineering Xi'an Jiaotong University
-
Lei Shaochong
Xi'an Jiaotong Univ. Shaanxi Chn
-
Liang Feng
Xi'an Jiaotong Univ. Shaanxi Chn
関連論文
- A Low Power Test Pattern Generator for BIST
- A low cost test pattern generator for test-per-clock BIST scheme
- A Low Power Test Pattern Generator for BIST
- A Single Input Change Test Pattern Generator for Sequential Circuits
- Low-power programmable linear-phase filter designed for fully balanced bio-signal recording application
- Fractionally Spaced Equalization for Asynchronous Broadband Analog Network Coding
- A novel single event upset hardened CMOS SRAM cell
- A Subthreshold Swing Model for Fully-Depleted Silicon-on-Insulator Metal--Oxide--Semiconductor Field Effect Transistors with Vertical Gaussian Profile
- A Subthreshold Current Model of Fully-Depleted Silicon-on-Insulator Metal--Oxide--Semiconductor Field Effect Transistors with Vertical Gaussian Profile