FPGAを用いた温度流速計における遅延補償系の構築

概要

論文の詳細を見る
The digital delay compensator was developed to improve the spatial resolution of the thermo -anemometer by using FPGA (Field Programmable Gate Array) device. The parallel processing system was constructed to perform the high-precision compensation on the FPGA. The error was caused by the spatial gap between the upstream temperature sensor and the downstream velocity sensor. The delay compensation to analyze the amount of higher-order correlations as heat flux was necessary for present measurement system. The compensator was realized through delaying the temperature signal based on the instantaneous velocity signal, applying Taylor's frozen pattern hypothesis. It was confirmed that the delay compensation was realized within the error of 7.0 % at the sampling time was 10μs by evaluation of static characteristics. By the linear interpolation, the time resolution was improved and the error was decreased to within 1.2%. Even the dynamic characteristic, the error was suppressed within 1.2% by performing the linear interpolation.
2013-01-31