400ppmの送受信周波数偏差に対応可能なシリアルATA用PHY(ネットワークプロセッサ,通信のための信号処理,無線LAN/PAN,一般)

概要

論文の詳細を見る
Alow-jitter and large-EMI-reduction spread spectrum clock generator (SSCG) for Serial-ATA (SATA) was developed. Alow-jitter voltage-controlled oscillator (VCO) with a high-frequency limiter was developed to prevent the SSCG from malfunctioning. This VCO achieved far less jitter than that of a conventional VCO. An auto-calibration technique suitable for this VCO was developed to prevent the SSCG from degrading performance because of process variations. A SATA-PHY using a technique for calibrating the SSCG was developed to use an inexpensive but large frequency-variation reference oscillator. This technique was used to calibrate the SSCG output-signal frequency. This is achieved by shifting an SSCG divide ratio by utilizing the difference between an SSCG output signal frequency and a received signal frequency. These techniques were fabricated in 0.13- and 0.15-μm CMOS processes. The proposed SSCG achieved a 10.0-dB reduction in EMI. The variation in therms jitter at 1.5 GHz with spread-spectrum clocking was reduced from 2.1-7.8 ps to 1.9-3.3 ps by the proposed autocalibration technique. The proposed SATA PHY achieved less than 400-ppm production-frequency tolerance of reference clocks.
2012-03-01