Chip design of a Successive Approximation A/D Converter for a Structure Monitoring System(Session8A: Si Devices III)
スポンサーリンク
概要
- 論文の詳細を見る
This paper describes a design of a 10-bit 500KS/s CMOS successive approximation analog-to-digital converter for optical fiber sensor driving IC which is used for structure monitoring system. We adopted a charge-scaling DAC using a split array and hence reduced the area of capacitors by 1/15 multiple compared with a charge-scaling DAC. An output offset storage technique is applied to the design of comparator. The total power consumption of designed circuit is 1.9mW at the supply voltage of 3.3V with a 0.25μm COMS technology.
- 社団法人電子情報通信学会の論文
- 2008-07-02
著者
-
BURM Jinwook
Dept. of Electronic Engineering, Sogang University
-
Burm Jinwook
Dept. Of Electronic Engineering Sogang University
-
Kim Jae-Woon
Dept. of Electronic Engineering, Sogang University
-
Kim Jae-woon
Dept. Of Electronic Engineering Sogang University
関連論文
- A Phase Noise Optimized 4GHz Differential Colpitts VCO
- A sub-harmonic RF transmitter architecture with simultaneous power combination and LO leakage cancellation (Silicon devices and materials)
- A sub-harmonic RF transmitter architecture with simultaneous power combination and LO leakage cancellation (Electron devices)
- A Sub-Harmonic RF Transmitter Architecture with Simultaneous Power Combination and LO Leakage Cancellation(Session 3B : High Speed and High Frequency Applications 1)
- A Sub-Harmonic RF Transmitter Architecture with Simultaneous Power Combination and LO Leakage Cancellation(Session 3B : High Speed and High Frequency Applications 1)
- A Phase Noise Optimized 4GHz Differential Colpitts VCO
- SiC MESFET power amplifier for 3.6GHz-3.8GHz WiMAX application(Session8B: High-Frequency, Photonic and Sensing Devices)
- SiC MESFET power amplifier for 3.6GHz-3.8GHz WiMAX application(Session8B: High-Frequency, Photonic and Sensing Devices)
- A 0.18μm CMOS over 10Gb/s 10-PAM Serial Link Receiver
- A CMOS over 12.8Gb/s 10-PAM transmitter for chip-to-chip communications
- A 0.18μm CMOS over 10Gb/s 10-PAM Serial Link Receiver
- A CMOS over 12.8Gb/s 10-PAM transmitter for chip-to-chip communications
- Chip design of a Successive Approximation A/D Converter for a Structure Monitoring System(Session8A: Si Devices III)
- Chip design of a Successive Approximation A/D Converter for a Structure Monitoring System(Session8A: Si Devices III)
- A Sub-Harmonic RF Transmitter Architecture with Simultaneous Power Combination and LO Leakage Cancellation