Half-Swing Clocking Scheme for 75% Power Saving in Clocking Circuitry(Special Issue on the 1994 VLSI Circuits Symposium)
スポンサーリンク
概要
- 論文の詳細を見る
We propose a half-swing clocking scheme that allows us to reduce power consumption of clocking circuitry by as much as 75%, because all the clock signal swings are reduced to half of the LSI supply voltage. The new clocking scheme causes quite small speed degradation, because the random logic circuits in the critical path are still supplied by the full supply voltage. We also propose a clock driver which supplies half-swing clock and generates half V_<DD> by itself. We confirmed that the half-swing clocking scheme provided 67% power saving in a test chip fabricated with O.5μm CMOS device, ideally 75%, in the clocking circuitry, and that the degradation in speed was only 0.5ns by circuit simulation. The key to the proposed clocking scheme is the concept that the voltage swing is reduced only for clocking circuitry, but is retained for all other circuits in the chip. This results in significant power reduction with minimal speed degradation.
- 社団法人電子情報通信学会の論文
- 1995-06-25
著者
-
TANAKA Satoshi
Central Research Laboratory, Hitachi Ltd.
-
Sasaki K
Central Research Laboratory Hitachi Ltd.
-
Sasaki Katsuro
Central Research Laboratory Hitachi Ltd.
-
Kojima Hirotsugu
Semiconductor Research Laboratory Research And Development Division Hitachi America Ltd.
-
Kojima Hirotsugu
Semiconductor Research Lab. Re-search And Development Div. Hitachi America Ltd.
-
Tanaka Satoshi
Central Research Laboratory Hitachi Ltd.
-
Tanaka S
Hiroshima Univ.
-
TANAKA Satoshi
Central Research Laboratories, Sysmex Corporation
関連論文
- Variability analysis of MOS differential amplifier (特集 小規模アナログ集積回路設計技術)
- High expression of ubiquitin carboxy-terminal hydrolase-L1 and -L3 mRNA predicts early recurrence in patients with invasive breast cancer
- A BiCMOS Seventh-Order Lowpass Channel-Select Filter Operating at 2.5V Supply for a Spread-Spectrum Wireless Receiver(Special Section on Analog Circuit Techniques and Related Topics)
- D-12-38 Frequency Plan for GSM/DCS1800 Dual-band Direct-conversion Radio
- A 270-MHz CMOS Quadrature Modulator for a GSM Transmitter(Special Section on Analog Circuit Techniques and Related Topics)
- High-Frequency, Low-Voltage Circuit Technology for VHF Paging Receiver (Special Section on High-Speed Analog Circuits and Signal Processing)
- Single Voltage Supply High Efficiency InGaAs Pseudomorphic Double-Hetero HEMTs with Platinum Buried Gates
- Power Analysis of a Programmable DSP for Architecture and Program Optimization (Special Issue on Low-Power LSI Technologies)
- Data-Dependent Logic Swing Internal Bus Architecture for Ultralow-Power LSI's(Special Issue on the 1994 VLSI Circuits Symposium)
- Variability Analysis of Inverter Delay Time
- Half-Swing Clocking Scheme for 75% Power Saving in Clocking Circuitry(Special Issue on the 1994 VLSI Circuits Symposium)
- A 2.6-ns Wave-Pipelined CMOS SRAM with Dual-Sensing-Latch Circuits(Special Issue on the 1994 VLSI Circuits Symposium)