Performance of Scalable-Distributed-Arbitration ATM Switch Supporting Multiple QoS Classes (IEICE/IEEE Joint Special Issue on Recent Progress in ATM Technologies)
スポンサーリンク
概要
- 論文の詳細を見る
A multi-QoS scalable-distributed-arbitration (MSDA) ATM switch is described that supports both high- and low-priority traffic under the head-of-line-priority discipline. It uses crosspoint and transit buffers, each consisting of a high- and low-priority buffer. The buffers arbitrate in a distributed manner the selection of which cellsto transmit. The MSDA switch supports multiple QoS classes while still providing the scalability of a previously described single-QoS scalable-distributed-arbitration (SSDA) switch. A problem occurs when the delay-time-based cell-selection mechanism used in the SSDA switch is applied to the low-priority traffic: it cannot achieve fairness in terms of throughput. / This problem is overcome by introducing a distributed-ring-arbiter-based cell-selection mechanism at each crosspoint for the low-priority traffic. The low-priority transit buffer at each crosspoint has virtual queues, one for each upper input port. Cells for the low-priority traffic are selected by distributed-ring arbitration among the low-priority crossponit buffer and these virtual queues. For the high-priority traffic, the same delay-time-based cell-selection mechanism is used as in the SSDA switch. Simulations show that the MSDA switch ensures fairness interms of delay time for the high-priority traffic and ensures fairness in terms of throughput for the low-priority traffic.
- 社団法人電子情報通信学会の論文
- 2000-02-25
著者
-
Oki Eiji
Ntt Netwok Service Systems Laboratories
-
Yamanaka Naoaki
Ntt Netwok Service Systems Laboratories
-
Nabeshima Masayoshi
Ntt Netwok Service Systems Laboratories
関連論文
- BS-12-34 Enhancing Bandwidth on Demand Service based on Virutual Network Topology Control(BS-12. Network Planning, Control, and Management)
- QoS Control Mechanism Based on Real-Time Measurement of Elephant Flows(Network)
- Latest Trends in Traffic Matrix Modeling and Its Application to Multilayer TE(Traffic Engineering and Multi-Layer Networking,Feature Topics on Latest Trends in Optical Networks)
- A Buffer Management Mechanism for Achieving Approximately Fair Bandwidth Allocation in High-Speed Networks(Special Issue on Outstanding Papers from APCC 2001)
- Jitter Tolerant Usage Parameter Control Method for ATM-Based B-ISDN
- BS-12-35 Novel traffic engineering control systems considering impairment in all-optical networks(BS-12. Network Planning, Control, and Management)
- Special Issue on Internet Technology III
- Framework for PCE Based Multi-Layer Service Networks(Traffic Engineering and Multi-Layer Networking,Feature Topics on Latest Trends in Optical Networks)
- Performance of Fair Queuing with In/Out Bit in Core Stateless Networks (Special Issue on New Developments on QoS Technologies for Information Networks)
- MXQ (MaXimal Queuing) : A Network Mechanism for Controlling Misbehaving Flows in Best Effort Networks (Special Issue on High-speed Internet Technology and its Applications)
- User-Programmable Flexible ATM Network Architecture, Active-ATM
- Extended Algorithm for Calculating Routes with Include Route Constraint in IP Networks(Network)
- Performance Evaluation of Dynamic Multi-Layer Routing Schemes in Optical IP Networks(Network)
- A New Multiple QoS Control Scheme with Equivalent-Window CAC in ATM Networks
- DTM : Dynamic Transfer Mode Based on Dynamically Assigned Short-Hold Time-Slot Relay
- A Simple Cell Spacer Architecture Regenerating Source Cell Interval for Multiple Traffic Classes
- B-12-19 Design of iBGP topologies for external connectivity robustness
- Photonic Internet Lab. : Breakthrough for Leading Edge Photonic-GMPLS(MPLS)(Internet Technology IV)
- Scalable Multi-Layer GMPLS Networks Based on Hierarchical Cloud-Routers(Network)
- BS-12-26 Performance Evaluation of the Network Design Method under Various Traffic Growth Patterns(BS-12. Network Planning, Control, and Management)
- Implementation and Experiments of Path Computation Element Based Backbone Network Architecture
- Generalized Traffic Engineering Protocol for Multi-Layer GMPLS Networks(Next Generation Photonic Network Technologies)
- ConSet : Hierarchical Concurrent Path Setup Scheme in Multi-Layer GMPLS Networks(Network)
- Bidirectional Path Setup Scheme Using on Upstream Label Set in Optical GMPLS Networks(Network)
- A Disjoint Path Selection Scheme with Shared Risk Link Group Constraints in GMPLS Networks(Network)
- Experimental 5-Tb/s Packet-by-Packet Wavelength Switching System Using 2.5-Gb/s × 8-λ WDM Links
- Performance of Scalable-Distributed-Arbitration ATM Switch Supporting Multiple QoS Classes (IEICE/IEEE Joint Special Issue on Recent Progress in ATM Technologies)
- A Pipelined Maximal-Sized Matching Scheme for High-Speed Input-Buffered Switches
- On Constraints for Path Computation in Multi-Layer Switched Networks(Traffic Engineering and Multi-Layer Networking,Feature Topics on Latest Trends in Optical Networks)
- Flexible Hardware Design Methodology for High-Performance ATM Switching System Using Real-Time Emulation Technique
- Input-Queued Switches Using Two Schedulers in Parallel
- Scalable 3-stage ATM Switch Architecture Using Optical WDM Grouped Links Based on Dynamic Bandwidth Sharing (Joint Special Issue on Photonics in Switching : Systems and Devices)
- A New Traffic Shaping Mechanism for ATM Networks
- Integrated Physical and Logical Layer Design of Multimedia ATM Networks
- ATM Nodes with Light-Weight Flow-Control for High-Speed, Multi-Protocol ATM-WAN
- Adaptive Remote Rate Control Using Extrapolation and Correction Mechanism for Periodic Notification of Link Utilization Ratio
- ALPEN: A Simple and Flexible ATM Network Based on Multi Protocol Emulation at Edge Nodes
- Architectural Choices in Large Scale ATM Switches(Special Issue on ATM Switching Systems for future B-ISDN)
- Advanced ATM Switching System Hardware Technologies Based on MCM-D for ATM Line Interface Circuits
- Performance Evaluation of High-Speed Admission Control in ATM Networks Based on Virtual Request Generation
- An Expandable Multicast ATM Switch Based on Copy-Trunk with New Delay Control and Cell Spacing Functions (Special Issue on Multimedia on Demand)
- Some New Survivability Measures for Network Analysis and Design
- The i-QOCF (Iterative Quasi-Oldest-Cell-First) Scheduling Algorithm for Input-Queued ATM Switches (IEICE/IEEE Joint Special Issue on Recent Progress in ATM Technologies)
- A High-Speed Tandem-Crosspoint ATM Switch Architecture with Input and Output Buffers
- A High-Speed ATM Switch Based on Scalable Distributed Arbitration
- SAM : a New Statistical Multiplexer that Regenerates CBR Connections for ATM Networks
- Performance Evaluation of an ATM Connection with Several Cell Flow Components
- New Scheduling Mechanisms for Achieving Fairness Criteria (MCR Plus Equal Share, Maximum of MCR or Max-Min Share)
- OPTIMA : Scalable, Multi-Stage, 640-Gbit/s ATM Switching System Based on Advanced Electronic and Optical WDM Technologies
- A Dynamic Reference Single-Ended ECL Input Interface Circuit for MCM-Based 80-Gbps ATM Switch (Special Issue on Ultra-High-Speed IC and LSI Technology)
- High-Speed Multi-Stage ATM Switch Based on Hierarchical Cell Resequencing Architecture and WDM Interconnection (Joint Special Issue on Photonics in Switching : Systems and Devices)
- Scalable 3-Stage ATM Switch Architecture Using Optical WDM Grouped Links Based on Dynamic Bandwidth Sharing (Joint Special Issue on Photonics in Switching : Systems and Devices)
- High-Speed Multi-Stage ATM Switch Based on Hierarchical Cell Resequencing Architecture and WDM Interconnection (Joint Special Issue on Photonics in Switching : Systems and Devices)
- A Recursive Matrix-Calculation Method for Disjoint Path Search with Hop Link Number Constraints
- An Optimum Logical-Design Scheme for Flexible Multi-QoS ATM Networks Guaranteeing Reliability
- Packet-Based Scheduling for ATM Networks Based on Comparing a Packet-Based Queue and a Virtual Queue
- IEICE Transactions on Communications, Statistical Report 2000
- Performance Evaluation of a Combined Input- and Crosspoint-Queued Switch