New Scheduling Mechanisms for Achieving Fairness Criteria (MCR Plus Equal Share, Maximum of MCR or Max-Min Share)
スポンサーリンク
概要
- 論文の詳細を見る
The ATM Forum specifies several fairness criteria, thus the scheduling mechanisms should allocate enough bandwidth to each connection to achieve one of such fairness criteria. However, two fairness criteria (MCR plus equal share, maximum of MCR or Max-Min share) cannot be achieved by conventional scheduling mechanisms. In this letter, we have developed new scheduling mechanisms that achieve these fairness criteria. We also present simulation results to show that our mechanisms can allocate bandwidth fairly.
- 社団法人電子情報通信学会の論文
- 1999-06-25
著者
-
Yamanaka Naoaki
Ntt Netwok Service Systems Laboratories
-
Nabeshima Masayoshi
Ntt Netwok Service Systems Laboratories
関連論文
- A Buffer Management Mechanism for Achieving Approximately Fair Bandwidth Allocation in High-Speed Networks(Special Issue on Outstanding Papers from APCC 2001)
- Jitter Tolerant Usage Parameter Control Method for ATM-Based B-ISDN
- Special Issue on Internet Technology III
- Performance of Fair Queuing with In/Out Bit in Core Stateless Networks (Special Issue on New Developments on QoS Technologies for Information Networks)
- MXQ (MaXimal Queuing) : A Network Mechanism for Controlling Misbehaving Flows in Best Effort Networks (Special Issue on High-speed Internet Technology and its Applications)
- User-Programmable Flexible ATM Network Architecture, Active-ATM
- Performance Evaluation of Dynamic Multi-Layer Routing Schemes in Optical IP Networks(Network)
- DTM : Dynamic Transfer Mode Based on Dynamically Assigned Short-Hold Time-Slot Relay
- A Simple Cell Spacer Architecture Regenerating Source Cell Interval for Multiple Traffic Classes
- Photonic Internet Lab. : Breakthrough for Leading Edge Photonic-GMPLS(MPLS)(Internet Technology IV)
- ConSet : Hierarchical Concurrent Path Setup Scheme in Multi-Layer GMPLS Networks(Network)
- Bidirectional Path Setup Scheme Using on Upstream Label Set in Optical GMPLS Networks(Network)
- A Disjoint Path Selection Scheme with Shared Risk Link Group Constraints in GMPLS Networks(Network)
- Experimental 5-Tb/s Packet-by-Packet Wavelength Switching System Using 2.5-Gb/s × 8-λ WDM Links
- Performance of Scalable-Distributed-Arbitration ATM Switch Supporting Multiple QoS Classes (IEICE/IEEE Joint Special Issue on Recent Progress in ATM Technologies)
- Flexible Hardware Design Methodology for High-Performance ATM Switching System Using Real-Time Emulation Technique
- Input-Queued Switches Using Two Schedulers in Parallel
- A New Traffic Shaping Mechanism for ATM Networks
- ATM Nodes with Light-Weight Flow-Control for High-Speed, Multi-Protocol ATM-WAN
- Adaptive Remote Rate Control Using Extrapolation and Correction Mechanism for Periodic Notification of Link Utilization Ratio
- ALPEN: A Simple and Flexible ATM Network Based on Multi Protocol Emulation at Edge Nodes
- Architectural Choices in Large Scale ATM Switches(Special Issue on ATM Switching Systems for future B-ISDN)
- Advanced ATM Switching System Hardware Technologies Based on MCM-D for ATM Line Interface Circuits
- Performance Evaluation of High-Speed Admission Control in ATM Networks Based on Virtual Request Generation
- An Expandable Multicast ATM Switch Based on Copy-Trunk with New Delay Control and Cell Spacing Functions (Special Issue on Multimedia on Demand)
- Some New Survivability Measures for Network Analysis and Design
- The i-QOCF (Iterative Quasi-Oldest-Cell-First) Scheduling Algorithm for Input-Queued ATM Switches (IEICE/IEEE Joint Special Issue on Recent Progress in ATM Technologies)
- A High-Speed Tandem-Crosspoint ATM Switch Architecture with Input and Output Buffers
- A High-Speed ATM Switch Based on Scalable Distributed Arbitration
- SAM : a New Statistical Multiplexer that Regenerates CBR Connections for ATM Networks
- Performance Evaluation of an ATM Connection with Several Cell Flow Components
- New Scheduling Mechanisms for Achieving Fairness Criteria (MCR Plus Equal Share, Maximum of MCR or Max-Min Share)
- OPTIMA : Scalable, Multi-Stage, 640-Gbit/s ATM Switching System Based on Advanced Electronic and Optical WDM Technologies
- A Dynamic Reference Single-Ended ECL Input Interface Circuit for MCM-Based 80-Gbps ATM Switch (Special Issue on Ultra-High-Speed IC and LSI Technology)
- High-Speed Multi-Stage ATM Switch Based on Hierarchical Cell Resequencing Architecture and WDM Interconnection (Joint Special Issue on Photonics in Switching : Systems and Devices)
- Scalable 3-Stage ATM Switch Architecture Using Optical WDM Grouped Links Based on Dynamic Bandwidth Sharing (Joint Special Issue on Photonics in Switching : Systems and Devices)
- High-Speed Multi-Stage ATM Switch Based on Hierarchical Cell Resequencing Architecture and WDM Interconnection (Joint Special Issue on Photonics in Switching : Systems and Devices)
- A Recursive Matrix-Calculation Method for Disjoint Path Search with Hop Link Number Constraints
- An Optimum Logical-Design Scheme for Flexible Multi-QoS ATM Networks Guaranteeing Reliability
- Packet-Based Scheduling for ATM Networks Based on Comparing a Packet-Based Queue and a Virtual Queue
- IEICE Transactions on Communications, Statistical Report 2000
- Performance Evaluation of a Combined Input- and Crosspoint-Queued Switch