A High-Speed Tandem-Crosspoint ATM Switch Architecture with Input and Output Buffers
スポンサーリンク
概要
- 論文の詳細を見る
This paper proposes a high-speed input and output buffering ATM switch, named Tandem-Crosspoint(TDXP) switch. The TDXP switch consists of multiple crossbar switch planes. These switch planes are connected in tandem at every crosspoint. Even if a cell can not be transmitted to an output port on the first plane, it has a chance to be transmitted on the next plane. Cell transmission is executed on each switch plane in a pipeline manner. Therefore, more than one cell can be transmitted to the same output port within one cell time slot, although the internal line speed of each switch is equal to the input/output line speed. The TDXP switch architecture has several advantages in implementation. First, the TDXP switch does not increase the internal line speed in eliminating Head-Of-Line(HOL) blocking. Second, since the TDXP switch employs a simple cell reading algorithm at the input buffer in order to retain the cell sequence, the TDXP switch does not require to rebuild the cell sequences at output buffers using time stamps, as is required by a parallel switch. These merits make implementing the high-speed ATM switch easy. Numerical results show that the TDXP switch can eliminate the HOL blocking effectively and achieve high throughput both for unicasting and multicasting traffic. This switch architecture is expected to enable the development of high-speed ATM switching systems that can realize over 1Tb/s throughput in a cost-effective way.
- 社団法人電子情報通信学会の論文
- 1998-02-25
著者
-
Oki Eiji
Ntt Netwok Service Systems Laboratories
-
Yamanaka Naoaki
Ntt Netwok Service Systems Laboratories
関連論文
- BS-12-34 Enhancing Bandwidth on Demand Service based on Virutual Network Topology Control(BS-12. Network Planning, Control, and Management)
- QoS Control Mechanism Based on Real-Time Measurement of Elephant Flows(Network)
- Latest Trends in Traffic Matrix Modeling and Its Application to Multilayer TE(Traffic Engineering and Multi-Layer Networking,Feature Topics on Latest Trends in Optical Networks)
- A Buffer Management Mechanism for Achieving Approximately Fair Bandwidth Allocation in High-Speed Networks(Special Issue on Outstanding Papers from APCC 2001)
- Jitter Tolerant Usage Parameter Control Method for ATM-Based B-ISDN
- BS-12-35 Novel traffic engineering control systems considering impairment in all-optical networks(BS-12. Network Planning, Control, and Management)
- Special Issue on Internet Technology III
- Framework for PCE Based Multi-Layer Service Networks(Traffic Engineering and Multi-Layer Networking,Feature Topics on Latest Trends in Optical Networks)
- User-Programmable Flexible ATM Network Architecture, Active-ATM
- Extended Algorithm for Calculating Routes with Include Route Constraint in IP Networks(Network)
- Performance Evaluation of Dynamic Multi-Layer Routing Schemes in Optical IP Networks(Network)
- A New Multiple QoS Control Scheme with Equivalent-Window CAC in ATM Networks
- DTM : Dynamic Transfer Mode Based on Dynamically Assigned Short-Hold Time-Slot Relay
- A Simple Cell Spacer Architecture Regenerating Source Cell Interval for Multiple Traffic Classes
- B-12-19 Design of iBGP topologies for external connectivity robustness
- Photonic Internet Lab. : Breakthrough for Leading Edge Photonic-GMPLS(MPLS)(Internet Technology IV)
- Scalable Multi-Layer GMPLS Networks Based on Hierarchical Cloud-Routers(Network)
- BS-12-26 Performance Evaluation of the Network Design Method under Various Traffic Growth Patterns(BS-12. Network Planning, Control, and Management)
- Implementation and Experiments of Path Computation Element Based Backbone Network Architecture
- Generalized Traffic Engineering Protocol for Multi-Layer GMPLS Networks(Next Generation Photonic Network Technologies)
- ConSet : Hierarchical Concurrent Path Setup Scheme in Multi-Layer GMPLS Networks(Network)
- Bidirectional Path Setup Scheme Using on Upstream Label Set in Optical GMPLS Networks(Network)
- A Disjoint Path Selection Scheme with Shared Risk Link Group Constraints in GMPLS Networks(Network)
- Experimental 5-Tb/s Packet-by-Packet Wavelength Switching System Using 2.5-Gb/s × 8-λ WDM Links
- Performance of Scalable-Distributed-Arbitration ATM Switch Supporting Multiple QoS Classes (IEICE/IEEE Joint Special Issue on Recent Progress in ATM Technologies)
- A Pipelined Maximal-Sized Matching Scheme for High-Speed Input-Buffered Switches
- On Constraints for Path Computation in Multi-Layer Switched Networks(Traffic Engineering and Multi-Layer Networking,Feature Topics on Latest Trends in Optical Networks)
- Flexible Hardware Design Methodology for High-Performance ATM Switching System Using Real-Time Emulation Technique
- Scalable 3-stage ATM Switch Architecture Using Optical WDM Grouped Links Based on Dynamic Bandwidth Sharing (Joint Special Issue on Photonics in Switching : Systems and Devices)
- A New Traffic Shaping Mechanism for ATM Networks
- Integrated Physical and Logical Layer Design of Multimedia ATM Networks
- ATM Nodes with Light-Weight Flow-Control for High-Speed, Multi-Protocol ATM-WAN
- Adaptive Remote Rate Control Using Extrapolation and Correction Mechanism for Periodic Notification of Link Utilization Ratio
- ALPEN: A Simple and Flexible ATM Network Based on Multi Protocol Emulation at Edge Nodes
- Architectural Choices in Large Scale ATM Switches(Special Issue on ATM Switching Systems for future B-ISDN)
- Advanced ATM Switching System Hardware Technologies Based on MCM-D for ATM Line Interface Circuits
- Performance Evaluation of High-Speed Admission Control in ATM Networks Based on Virtual Request Generation
- An Expandable Multicast ATM Switch Based on Copy-Trunk with New Delay Control and Cell Spacing Functions (Special Issue on Multimedia on Demand)
- Some New Survivability Measures for Network Analysis and Design
- The i-QOCF (Iterative Quasi-Oldest-Cell-First) Scheduling Algorithm for Input-Queued ATM Switches (IEICE/IEEE Joint Special Issue on Recent Progress in ATM Technologies)
- A High-Speed Tandem-Crosspoint ATM Switch Architecture with Input and Output Buffers
- A High-Speed ATM Switch Based on Scalable Distributed Arbitration
- SAM : a New Statistical Multiplexer that Regenerates CBR Connections for ATM Networks
- Performance Evaluation of an ATM Connection with Several Cell Flow Components
- New Scheduling Mechanisms for Achieving Fairness Criteria (MCR Plus Equal Share, Maximum of MCR or Max-Min Share)
- OPTIMA : Scalable, Multi-Stage, 640-Gbit/s ATM Switching System Based on Advanced Electronic and Optical WDM Technologies
- A Dynamic Reference Single-Ended ECL Input Interface Circuit for MCM-Based 80-Gbps ATM Switch (Special Issue on Ultra-High-Speed IC and LSI Technology)
- High-Speed Multi-Stage ATM Switch Based on Hierarchical Cell Resequencing Architecture and WDM Interconnection (Joint Special Issue on Photonics in Switching : Systems and Devices)
- Scalable 3-Stage ATM Switch Architecture Using Optical WDM Grouped Links Based on Dynamic Bandwidth Sharing (Joint Special Issue on Photonics in Switching : Systems and Devices)
- High-Speed Multi-Stage ATM Switch Based on Hierarchical Cell Resequencing Architecture and WDM Interconnection (Joint Special Issue on Photonics in Switching : Systems and Devices)
- A Recursive Matrix-Calculation Method for Disjoint Path Search with Hop Link Number Constraints
- An Optimum Logical-Design Scheme for Flexible Multi-QoS ATM Networks Guaranteeing Reliability
- IEICE Transactions on Communications, Statistical Report 2000