A Pipelined Maximal-Sized Matching Scheme for High-Speed Input-Buffered Switches
スポンサーリンク
概要
- 論文の詳細を見る
This paper proposes an innovative Pipeline-based Maximal-sized Matching scheduling approach, called PMM, for input-buffered switches. It dramatically relaxes the limitation of a single time slot for completing a maximal matching into any number of time slots. In the PMM approach, arbitration is operated in a pipelined manner, where K subschedulers are used. Each subscheduler is allowed to take more than one time slot for its matching. Every time slot, one of the subschedulers provides the matching result. We adopt an extended version of Dual Round-Robin Matching (DRRM), called iterative DRRM (iDRRM), as a maximal matching algorithm in a subscheduler. PMM maximizes the efficiency of the adopted arbitration scheme by allowing sufficient time for the number of iterations. We show that PMM preserves 100% throughput under uniform traffic and fairness for best-effort traffic of the non-pipelined adopted algorithm, while ensuring that cells from the same virtual output queue (VOQ) are transmitted in sequence. In addition, we confirm that the delay performance of PMM is not significantly degraded by increasing the pipeline degree, or the number of subschedulers, when the number of outstanding requests for each subscheduler from a VOQ is limited to 1.
- 社団法人電子情報通信学会の論文
- 2002-07-01
著者
-
Rojas-cessa Roberto
Department Of Electrical And Computer Engineering New Jersey Institute Of Technology University Heig
-
Oki Eiji
Ntt Network Innovation Laboratories Ntt Corporation:polytechnic University
-
Oki Eiji
Ntt Netwok Service Systems Laboratories
-
CHAO H.Jonathan
Department of Computer and Electrical Engineering, Polytechnic University, 6 Metrotech Center
-
Chao H
Department Of Computer And Electrical Engineering Polytechnic University 6 Metrotech Center
-
Rojas-cessa Roberto
Department Of Computer And Electrical Engineering Polytechnic University 6 Metrotech Center
関連論文
- BS-12-34 Enhancing Bandwidth on Demand Service based on Virutual Network Topology Control(BS-12. Network Planning, Control, and Management)
- QoS Control Mechanism Based on Real-Time Measurement of Elephant Flows(Network)
- Latest Trends in Traffic Matrix Modeling and Its Application to Multilayer TE(Traffic Engineering and Multi-Layer Networking,Feature Topics on Latest Trends in Optical Networks)
- BS-12-35 Novel traffic engineering control systems considering impairment in all-optical networks(BS-12. Network Planning, Control, and Management)
- Framework for PCE Based Multi-Layer Service Networks(Traffic Engineering and Multi-Layer Networking,Feature Topics on Latest Trends in Optical Networks)
- User-Programmable Flexible ATM Network Architecture, Active-ATM
- On the Maximum Throughput of a Combined Input-Crosspoint Queued Packet Switch(Switching for Communications)
- Extended Algorithm for Calculating Routes with Include Route Constraint in IP Networks(Network)
- Performance Evaluation of Dynamic Multi-Layer Routing Schemes in Optical IP Networks(Network)
- A New Multiple QoS Control Scheme with Equivalent-Window CAC in ATM Networks
- B-12-19 Design of iBGP topologies for external connectivity robustness
- Scalable Multi-Layer GMPLS Networks Based on Hierarchical Cloud-Routers(Network)
- BS-12-26 Performance Evaluation of the Network Design Method under Various Traffic Growth Patterns(BS-12. Network Planning, Control, and Management)
- Implementation and Experiments of Path Computation Element Based Backbone Network Architecture
- Generalized Traffic Engineering Protocol for Multi-Layer GMPLS Networks(Next Generation Photonic Network Technologies)
- ConSet : Hierarchical Concurrent Path Setup Scheme in Multi-Layer GMPLS Networks(Network)
- Bidirectional Path Setup Scheme Using on Upstream Label Set in Optical GMPLS Networks(Network)
- A Disjoint Path Selection Scheme with Shared Risk Link Group Constraints in GMPLS Networks(Network)
- Experimental 5-Tb/s Packet-by-Packet Wavelength Switching System Using 2.5-Gb/s × 8-λ WDM Links
- Performance of Scalable-Distributed-Arbitration ATM Switch Supporting Multiple QoS Classes (IEICE/IEEE Joint Special Issue on Recent Progress in ATM Technologies)
- A Pipelined Maximal-Sized Matching Scheme for High-Speed Input-Buffered Switches
- On Constraints for Path Computation in Multi-Layer Switched Networks(Traffic Engineering and Multi-Layer Networking,Feature Topics on Latest Trends in Optical Networks)
- Scalable 3-stage ATM Switch Architecture Using Optical WDM Grouped Links Based on Dynamic Bandwidth Sharing (Joint Special Issue on Photonics in Switching : Systems and Devices)
- Integrated Physical and Logical Layer Design of Multimedia ATM Networks
- Performance Evaluation of High-Speed Admission Control in ATM Networks Based on Virtual Request Generation
- Some New Survivability Measures for Network Analysis and Design
- A High-Speed Tandem-Crosspoint ATM Switch Architecture with Input and Output Buffers
- A High-Speed ATM Switch Based on Scalable Distributed Arbitration
- OPTIMA : Scalable, Multi-Stage, 640-Gbit/s ATM Switching System Based on Advanced Electronic and Optical WDM Technologies
- A Dynamic Reference Single-Ended ECL Input Interface Circuit for MCM-Based 80-Gbps ATM Switch (Special Issue on Ultra-High-Speed IC and LSI Technology)
- High-Speed Multi-Stage ATM Switch Based on Hierarchical Cell Resequencing Architecture and WDM Interconnection (Joint Special Issue on Photonics in Switching : Systems and Devices)
- Scalable 3-Stage ATM Switch Architecture Using Optical WDM Grouped Links Based on Dynamic Bandwidth Sharing (Joint Special Issue on Photonics in Switching : Systems and Devices)
- High-Speed Multi-Stage ATM Switch Based on Hierarchical Cell Resequencing Architecture and WDM Interconnection (Joint Special Issue on Photonics in Switching : Systems and Devices)
- A Recursive Matrix-Calculation Method for Disjoint Path Search with Hop Link Number Constraints
- An Optimum Logical-Design Scheme for Flexible Multi-QoS ATM Networks Guaranteeing Reliability