On the Maximum Throughput of a Combined Input-Crosspoint Queued Packet Switch(Switching for Communications)
スポンサーリンク
概要
- 論文の詳細を見る
Combined input-crosspoint buffered (CICB) packet switches have been of research interest in the last few years because of their high performance. These switches provide higher performance than input-buffered (IB) packet switches while requiring the crosspoint buffers run at the same speed as that of the input buffers in IB switches. Recently, it has been shown that CICB switches with one-cell crosspoint buffers, virtual output queues, and simple input and output arbitrations, provide 100% throughput under uniform traffic. However, it is of general interest to know the maximum throughput that a CICB switch, with no speedup, can provide under admissible traffic. This paper analyzes the throughput performance of a CICB switch beyond uniform traffic patterns and shows that a CICB switch with one-cell crosspoint buffers can provide 100% throughput under admissible traffic while using no speedup.
- 社団法人電子情報通信学会の論文
- 2006-11-01
著者
-
Guo Zhen
Department Of Electrical And Computer Engineering New Jersey Institute Of Technology University Heig
-
Guo Zhen
Department Of Electrical And Computer Engineering New Jersey Institute Of Technology University Heig
-
Rojas-cessa Roberto
Department Of Electrical And Computer Engineering New Jersey Institute Of Technology University Heig
-
Ansari Nirwan
Department Of Electrical And Computer Engineering New Jersey Institute Of Technology University Heig
-
Guo Zhen
Department Of Electrical And Computer Engineering New Jersey Institute Of Technology
-
Ansari Nirwan
Department Of Electrical And Computer Engineering New Jersey Institute Of Technology
-
Rojas-cessa Roberto
Department Of Computer And Electrical Engineering Polytechnic University 6 Metrotech Center
関連論文
- On the Maximum Throughput of a Combined Input-Crosspoint Queued Packet Switch(Switching for Communications)
- Analog Circuit Test Using Transfer Function Coefficient Estimates(Test and Verification of VLSI)
- Cell-based Schedulers with Dual-rate Grouping
- A Pipelined Maximal-Sized Matching Scheme for High-Speed Input-Buffered Switches
- Hypersurfaces with isotropic Blaschke tensor
- Hypersurfaces with isotropic Blaschke tensor