A 1MHz, Synchronous, Step-down from 3.6V to 1V, PWM CMOS DC-DC Converter with more than 80% of Power Efficiency(Electronic Circuits)
スポンサーリンク
概要
- 論文の詳細を見る
This paper introduces a power-efficient on-chip DC-DC converter, which produces a 1.0V output by being stepped-down from a 3.6V input, utilizes a 10μH external inductor, and realizes more than 80% power-efficiency. In order to realize a 1.0 V output without decreasing power-efficiency, a synchronous-type rectifier scheme with a reverse current protection circuit is adopted and a reference voltage of less than 1.0 V is developed. The external inductor value is reduced by applying the PWM control scheme and a new low-power 1 MHz triangular wave form oscillator. High-value resistors are used in analog circuits including a voltage reference, a triangular wave form oscillator, an error amplifier, and a comparator to have the ultra-low power characteristics. A chip is actually designed and fabricated by using the 2μm CMOS process. As a result, a 1 MHz, synchronous, step-down from 3.6 V to 1 V, PWM DC-DC converter has been realized with a power efficiency of more than 80% in the output current range from 40 to 70 mA.
- 一般社団法人電子情報通信学会の論文
- 2004-03-01
著者
-
Sugimoto Yasuhiro
Department Of Electrical And Electronic Engineering Chuo University
-
Kojima Shinichi
Ricoh Corporation
-
SUGIMOTO Yasuhiro
Department of EECE, Chuo University
関連論文
- The Design and Performance of Multiwire Proportional Chambers for High Flux Beam Monitoring
- A Study to Realize a CMOS Pipelined Current-Mode A-to-D Converter for Video Applications(Analog Circuit and Device Technologies)
- The Design of a 2.7V, 200MS/s, and 14-Bit CMOS D/A Converter with 63dB of SFDR Characteristics for the 90 MHz Output Signal
- A 2V, 500MHz and 3V, 920MHz Low-Power Current-Mode 0.6μm CMOS VCO Circuit (Special Issue on Microwave and Millimeter Wave Technology)
- Simulating Adaptive Human Bipedal Locomotion Based on Phase Resetting Using Foot-Contact Information
- Study of a Low Voltage, Low Power and High Frequency CMOS VCO Circuit (Special Section of Letters Selected from the 1995 Society Conference of IEICE)
- Design of a Low-Voltage, Low-Power, High-Frequency CMOS Current-Mode VCO Circuit by Using 0.6μm MOS Devices (Special Section on Analog Circuit Techniques for System-on-Chip Integration)
- Demonstration and Analysis of Quadrupedal Passive Dynamic Walking
- Stabilizing Function of the Musculoskeletal System for Periodic Motion
- Analysis and Design of a Current-Mode PWM Buck Converter Adopting the Output-Voltage Independent Second-Order Slope Compensation Scheme(Analog Circuit Techniques and Related Topics)
- The Design of a 2.7V, 200MS/s, and 14-Bit CMOS D/A Converter with 63dB of SFDR Characteristics for the 90MHz Output Signal(Devices and Circuits for Next Generation Multi-Media Communication Systems)
- A 500-MHz and 60-dBΩ CMOS Transimpedance Amplifier Using the New Feedforward Stabilization Technique(Optical, Analog Circuit and Device Technologies)
- A Study of Effective Power-Reduction Methods for PDP Address-Driver ICs by Applying a Power-Dispersion Scheme(Electronic Displays)
- A Current-Mode Bit-Block Circuit Applicable to Low-Voltage, Low-Power Pipeline Video-Speed A/D Converters (Special Section on Analog Technologies in Submicron Era)
- A 1MHz, Synchronous, Step-down from 3.6V to 1V, PWM CMOS DC-DC Converter with more than 80% of Power Efficiency(Electronic Circuits)