Analysis and Design of a Current-Mode PWM Buck Converter Adopting the Output-Voltage Independent Second-Order Slope Compensation Scheme(<Special Section>Analog Circuit Techniques and Related Topics)
スポンサーリンク
概要
- 論文の詳細を見る
In this paper, we propose the use of second-order slope compensation for a current-mode PWM buck converter. First, the current feedback loop in a current-mode PWM buck converter using a conventional slope compensation is analyzed by the small-signal transfer function. It becomes clear that the stability and frequency bandwidth of the current feedback loop is affected by the external input voltage and the output voltage of the converter. Next, the loop with second-order slope compensation is analyzed, and the result shows that the loop becomes unconditionally stable with the adoption of second-order slope compensation with appropriate parameter values and a current sensing circuit whose current is sensed across an impedance that is inversely proportional to the input voltage. In order to verify our theory, we designed whole circuits of a current-mode PWM buck converter including the new inductor current sensing circuit and the second-order voltage generator circuit using device parameters from the 0.6μm CMOS process. The circuit simulation results under the conditions of 4MHz switching frequency, 3.6V input voltage and 2.4V output voltage are presented.
- 社団法人電子情報通信学会の論文
- 2005-02-01
著者
-
SUGIMOTO Yasuhiro
Department of Physics, Kyoto University
-
Sakurai Hiroki
Graduate School Of E. E. And C. Eng. Chuo University
-
Sakurai Hiroki
Graduate School Of Electrical Electronic And Communication Engineering Chuo University
-
Sugimoto Yasuhiro
Department Of Electrical And Electronic Engineering Chuo University
-
SUGIMOTO Yasuhiro
Department of Electrical, Electronic, and Communication Engineering, Chuo University
-
SUGIMOTO Yasuhiro
Department of EECE, Chuo University
関連論文
- The Design and Performance of Multiwire Proportional Chambers for High Flux Beam Monitoring
- A Study to Realize a CMOS Pipelined Current-Mode A-to-D Converter for Video Applications(Analog Circuit and Device Technologies)
- A Digitally Assisted Gain and Offset Error Cancellation Technique for a CMOS Pipelined ADC with a 1.5-bit Bit-Block Architecture(Analog Signal Processing)
- The Design of a 2.7V, 200MS/s, and 14-Bit CMOS D/A Converter with 63dB of SFDR Characteristics for the 90 MHz Output Signal
- The Realization of an Area-Efficient CMOS Bandgap Reference Circuit with Less than 1.25V of Output Voltage Using a Fractional V_ Amplification Scheme(Electronic Circuits)
- A 2V, 500MHz and 3V, 920MHz Low-Power Current-Mode 0.6μm CMOS VCO Circuit (Special Issue on Microwave and Millimeter Wave Technology)
- Simulating Adaptive Human Bipedal Locomotion Based on Phase Resetting Using Foot-Contact Information
- Study of a Low Voltage, Low Power and High Frequency CMOS VCO Circuit (Special Section of Letters Selected from the 1995 Society Conference of IEICE)
- Design of a Low-Voltage, Low-Power, High-Frequency CMOS Current-Mode VCO Circuit by Using 0.6μm MOS Devices (Special Section on Analog Circuit Techniques for System-on-Chip Integration)
- Demonstration and Analysis of Quadrupedal Passive Dynamic Walking
- Stabilizing Function of the Musculoskeletal System for Periodic Motion
- Analysis and Design of a Current-Mode PWM Buck Converter Adopting the Output-Voltage Independent Second-Order Slope Compensation Scheme(Analog Circuit Techniques and Related Topics)
- The Design of a 2.7V, 200MS/s, and 14-Bit CMOS D/A Converter with 63dB of SFDR Characteristics for the 90MHz Output Signal(Devices and Circuits for Next Generation Multi-Media Communication Systems)
- A 500-MHz and 60-dBΩ CMOS Transimpedance Amplifier Using the New Feedforward Stabilization Technique(Optical, Analog Circuit and Device Technologies)
- A Study of Effective Power-Reduction Methods for PDP Address-Driver ICs by Applying a Power-Dispersion Scheme(Electronic Displays)
- A Current-Mode Bit-Block Circuit Applicable to Low-Voltage, Low-Power Pipeline Video-Speed A/D Converters (Special Section on Analog Technologies in Submicron Era)
- A 1MHz, Synchronous, Step-down from 3.6V to 1V, PWM CMOS DC-DC Converter with more than 80% of Power Efficiency(Electronic Circuits)