Random Number Generators Implemented with Neighborhood-of-Four, Non-locally Connected Cellular Automata(Special Section on VLSI Design and CAD Algorithms)

スポンサーリンク

概要

• 論文の詳細を見る

• Studies of cellular automata (CA) based random number generators (RNGs) have focused mainly upon symmetrically connected networks with neighborhood sizes of three or five. Popular field programmable gate array configurations feature a four-input (i.e., 16-row) lookup table. Full utilization of the four-input lookup table leads to the potential for asymmetrically connected cellular automata networks with a neighborhood size of four. From each of various 1-d, 2-d, and 3-d networks with periodic boundary conditions, the 1000 highest entropy CA RNGs were selected from the set of 65,536 possible uniform (all CA truth tables the same) implementations. Each set of 1000 high-entropy CA was then submitted to Marsaglia's DIEHARD suite of random number tests. A number of 64-bit, neighbor-of-four CA-based RNCs have been discovered that pass all tests in DIEHARD without resorting to either site spacing or time spacing to improve the RNG quality.

• 社団法人電子情報通信学会の論文
• 2002-12-01

著者

• Tanaka M

  Hewlett-packard Laboratories

• SHACKLEFORD Barry

  Hewlett-Packard Laboratories, Mitsubishi Electric Corporation

• Tanaka Motoo

  Hewlett-packard Laboratories

• Shackleford Barry

  Hewlett-packard Laboratories

• CARTER Richard

  Hewlett-Packard Laboratories

• SNIDER Greg

  Hewlett-Packard Laboratories

関連論文

• A Method for Design of Embedded Systems for Multimedia Applications(Special Issue on Multimedia, Network, and DRAM LSIs)
• Top-Down Co-simulation of Hardware/Software Co-designs for Embedded Systems Based Upon a Component Logical Bus Architecture (Special Section on VLSI Design and CAD Algorithms)
• Synthesis of Minimum-Cost Multilevel Logic Networks via Genetic Algorithm (Special Section on VLSI Design and CAD Algorithms)
• Embedded System Cost Optimization via Data Path Width Adjustment (Special Issue on Synthesis and Verification of Hardware Design)
• Hardware Framework for Accelerating the Execution Speed of a Genetic Algorithm (Special Issue on New Concept Device and Novel Architecture LSIs)
• Satsuki: An Integrated Processor Synthesis and Compiler Generation System (Special Issue on Synthesis and Verification of Hardware Design)
• Random Number Generators Implemented with Neighborhood-of-Four, Non-locally Connected Cellular Automata(Special Section on VLSI Design and CAD Algorithms)

スポンサーリンク