Effects of Field Edge Steps on Electrical Gate Linewidth Measurements (Special Issue on Microelectronic Test Structure)
スポンサーリンク
概要
- 論文の詳細を見る
Effects of field edge steps on characteristics of MOSFETs with tungsten polycide stacked gate electrodes patterned by KrF excimer laser lithography was studied through an electrical gate length measurement technique. Sheet resistance of the gate electrodes on the field oxide, on the active region and across the field edge steps was determined from the relationship between gate conductance and designed gate linewidth. The sheet resistance of the gate electrode across the field edge steps was larger than that on the flat regions. Effects of field edge steps on gate linewidth variation were evaluated by SEM observations and electrical measurements. Distribution of gate linewidth in a wafer was measured by the MOSFET test structures with the linewidth down to sub-quarter micron. Gate linewidth variation near the field edge steps was found to influence the short channel MOSFET characteristics.
- 社団法人電子情報通信学会の論文
- 1996-02-25
著者
-
YAMAMOTO Ichiro
ULSI Device Development Laboratory, NEC Corporation
-
Koyama Kuniaki
Ulsi Device Development Laboratories Nec Corporation
-
Kasai N
National Inst. Of Advanced Industrial Sci. And Technol. Tsukuba‐shi Jpn
-
Kasai Naoki
Ulsi Device Development Division Nec Electron Devices:(present Address)semiconductor Leading Edge Te
-
URABE Koji
ULSI Device Development Laboratories, NEC Corporation
-
Urabe K
Ulsi Device Development Laboratories Nec Corporation
-
Yamamoto I
Ulsi Device Development Laboratories Nec Corporation
-
Yamamoto Ichiro
Ulsi Device Development Laboratories Nec Corporation
-
KOYAMA Kuniaki
ULSI Device Development Laboratories, NEC Corporation
関連論文
- Low Temperature Recovery of Ru(Ba, Sr)TiO_3/Ru Capacitors Degraded by Forming Gas Annealing
- Polarized Reflectivities of (SN)_x and Brominated (SN)_x in the Synchrotron Radiation Energy Region of 1-25 eV
- Digital Packet Video Link for Super High Resolution Display(Special Issue on Electronic Displays)
- 6.1:Invited Paper:Digital PV Link for a Next-Generation Video Interface, and Its System Architecture(Attendance report of SID 2000 Symposium)
- Design of 1024-l/Os 3.84GB/s High Bandwidth 600mW Low Power 16Mb DRAM Macros for Parallel Image Processing RAM(Special Issue on Multimedia, Network, and DRAM LSIs)
- Effect of Low-Dose Ion Implantation on the Stress of Low-Pressure Chemical Vapor Deposited Silicon Nitride Films
- Measuring Contact Resistance of a Poly-Silicon Plug on a Lightly Doped Single-Diffusion Region in DRAM Cells(Special Issue on Microelectronic Test Structures)
- Stress Elimination of LPCVD Silicon Nitride Films by Low-Dose Ion Implantation
- Effects of Field Edge Steps on Electrical Gate Linewidth Measurements (Special Issue on Microelectronic Test Structure)
- Stacked Capacitor DRAM Cell Technology