Synthesis of Asynchronous Circuits from Signal Transition Graph Specifications (Special Issue on Asynchronous Circuit and System Design)

スポンサーリンク

概要

• 論文の詳細を見る

• This paper proposes a synthesis method to obtain speed-independent asynchronous circuits directly from signal transition graph (STG) specifications with single cycle signals which can be non-persistent and have free-choice operations. The resulting circuits are implemented with basic gates and asynchronous latches, and operate correctly under finite but unbounded gate delays and the zero wire delay assumptions. The proposed method introduces 5 types of lock relations to implement a non-persistent STG. A non-persistent STG can be implemented if every non-persistent signal to a signal t is super-locked with t. The resulting circuits are optimized by extracting of literals, mapping onto asymmetric C-elements, etc. Experimental results show that the proposed synthesis method outperforms the existing synthesis systems such as SYN and SIS.

• 社団法人電子情報通信学会の論文
• 1997-03-25

著者

• Nanya Takashi

  Research Center For Advanced Science And Technology The University Of Tokyo:tokyo Institute Of Techn

• Nanya Takashi

  Research Center For Advanced Science & Technology University Of Tokyo

• PARK Sung-Bum

  Department of Electrical and Computer Engineering, University of California

• Park Sung-bum

  Department Of Electrical And Computer Engineering University Of California

関連論文

• Design Method of High Performance and Low Power Functional Units Considering Delay Variations(Circuit Synthesis,VLSI Design and CAD Algorithms)
• A Cascade ALU Architecture for Asynchronous Super-Scalar Processors (Special Issue on Low-Power High-Performance VLSI Processors and Technologies
• Verification and Violation Correction of Timing Constraints for Gate-Level Asynchronous Circuits (特集:システムLSIの設計技術と設計自動化)
• Verification of Timing Constraints for Fine-Grain Pipelined Asynchronous Data-Path Circuits (デザインガイヤ2000) -- (VLSIの設計/検証/テスト及び一般)
• Verification of Timing Constraints for Fine-Grain Pipelined Asynchronous Data-Path Circuits (デザインガイヤ2000) -- (VLSIの設計/検証/テスト及び一般)
• Verification of Timing Constraints for Fine-Grain Pielined Asynchronous Data-Path Circuits (デザインガイヤ2000) -- (VLSIの設計/検証/テスト及び一般)
• Evaluation of Checkpointing Mechanism on Score Cluster System(Dependable Software)(Dependable Computing)
• Synthesis of Asynchronous Circuits from Signal Transition Graph Specifications (Special Issue on Asynchronous Circuit and System Design)
• On Concurrent Error Detection of Asynchronous Circuits Using Mixed-Signal Approach (Special Issue on Asynchronous Circuit and System Design)
• Performance Comparison of Synchronous and Asynchronous VLSI Systems
• Synthesis Algorithm for Asynchronous Circuits from STG specifications
• Tolerating Interaction Faults Originated From External Systems
• Tolerating Interaction Faults Originated From External Systems
• Special Issue on Asynchronous Circuit and System Design
• Logic Optimization of Asynchronous Speed-Independent Circuits Using Transduction Methods (特集:システムLSIの設計技術と設計自動化)
• Special Issue on Fault-Tolerant Computing

もっと見る 閉じる

スポンサーリンク