Performance Comparison of Synchronous and Asynchronous VLSI Systems
スポンサーリンク
概要
- 論文の詳細を見る
Scaling integrated circuit (IC) dimensions has significant impact on the performance of VLSI systems. Although switching performance and power consumption can be improved, interconnection delays are becoming more dominant in future technologies. It is necessary to suppress the performance degradation due to the increased interconnection delays in scaled technologies. Scaling the interconnection and the insulator thickness by factors smaller than the scaling factor, using multilayer interconnections, and dividing wires by means of repeaters are the mainly used methods . Due to its average-case behavior and nonexistence of clock skew, asynchronous systems are suggested as an alternative for current synchronous systems. This paper analyses the clock skew in synchronous systems and the averagecase behavior of asynchronous systems in detail. Based on this analysis, comparison of synchronous and asynchronous systems is made for different technology generations.
- 一般社団法人情報処理学会の論文
- 1997-03-12
著者
-
Ozcan Metehan
Research Center For Advanced Science And Technology The University Of Tokyo
-
Nanya Takashi
Research Center For Advanced Science & Technology University Of Tokyo
-
Nanya Takashi
Research Center For Advanced Science And Technology The University Of Tokyo
関連論文
- Design Method of High Performance and Low Power Functional Units Considering Delay Variations(Circuit Synthesis,VLSI Design and CAD Algorithms)
- A Cascade ALU Architecture for Asynchronous Super-Scalar Processors (Special Issue on Low-Power High-Performance VLSI Processors and Technologies
- Verification and Violation Correction of Timing Constraints for Gate-Level Asynchronous Circuits (特集:システムLSIの設計技術と設計自動化)
- Verification of Timing Constraints for Fine-Grain Pipelined Asynchronous Data-Path Circuits (デザインガイヤ2000) -- (VLSIの設計/検証/テスト及び一般)
- Verification of Timing Constraints for Fine-Grain Pipelined Asynchronous Data-Path Circuits (デザインガイヤ2000) -- (VLSIの設計/検証/テスト及び一般)
- Verification of Timing Constraints for Fine-Grain Pielined Asynchronous Data-Path Circuits (デザインガイヤ2000) -- (VLSIの設計/検証/テスト及び一般)
- 3E-3 Layout Methodology for SDI Model Asynchronous Circuits
- Evaluation of Checkpointing Mechanism on Score Cluster System(Dependable Software)(Dependable Computing)
- Synthesis of Asynchronous Circuits from Signal Transition Graph Specifications (Special Issue on Asynchronous Circuit and System Design)
- On Concurrent Error Detection of Asynchronous Circuits Using Mixed-Signal Approach (Special Issue on Asynchronous Circuit and System Design)
- Performance Comparison of Synchronous and Asynchronous VLSI Systems
- Synthesis Algorithm for Asynchronous Circuits from STG specifications
- Tolerating Interaction Faults Originated From External Systems
- Tolerating Interaction Faults Originated From External Systems
- Special Issue on Asynchronous Circuit and System Design
- Logic Optimization of Asynchronous Speed-Independent Circuits Using Transduction Methods (特集:システムLSIの設計技術と設計自動化)
- Special Issue on Fault-Tolerant Computing