Performance Evaluation of 3-Dimensional MIN with Cache Consistency Maintenance Mechanism

スポンサーリンク

概要

• 論文の詳細を見る

• In this paper we evaluate the two component architectures for the MIN-connected multiprocessors: the Piled Banyan Switching Fabrics (PBSF) and MIN with Cache consistency mechanism (MINC). The PBSF is a high bandwidth MIN with three dimensional structure. The MINC is a mechanism for controlling the consistency of private cache modules located between processors and the MIN. The simulation result shows that (1) the MINC improves performance and (2) the PBSF with cache provides the sufficient throughput.

• 一般社団法人情報処理学会の論文
• 2003-06-24

著者

• AMANO Hideharu

  Keio University

• Amano Hideharu

  Keio Univ.

• Midorikawa Takashi

  Keio University

• TANABE YASUKI

  Keio University

• SHIRAISHI DAISUKE

  Keio University

• SHIGENO MASAYOSHI

  Keio University

• HANAWA TOSHIHIRO

  Tokyo University of Technology

関連論文

• Code Compression with Split Echo Instructions
• Code Compression with Split Echo Instructions
• Performance Evaluation of Hardware Multi-process Execution on the Dynamically Reconfigurable Processor
• Automatic Pipeline Construction Focused on Similarity of Rate Law Functions for an FPGA-based Biochemical Simulator
• Architecture and Evaluation of a Third-Generation RHiNET Switch for High-Performance Parallel Computing( Development of Advanced Computer Systems)
• An FPGA-Based Acceleration Method for Metabolic Simulation(Recornfigurable Systems)(Reconfigurable Systems)
• A Retargetable Compiler Based on Graph Representation for Dynamically Reconfigurable Processor Arrays
• Performance Evaluation of 3-Dimensional MIN with Cache Consistency Maintenance Mechanism
• Design and Implementation Fine-grained Power Gating on Microprocessor Functional Units

スポンサーリンク