An FPGA-Based Acceleration Method for Metabolic Simulation(Recornfigurable Systems)(<Special Section>Reconfigurable Systems)
スポンサーリンク
概要
- 論文の詳細を見る
Computer simulation of cellular process is one of the most important applications in bioinformatics. Since such simulators need huge computational resources, many biologists must use expensive PC/WS clusters. ReCSiP is an FPGA-based, reconfigurable accelerator which aims to realize economical high-performance simulation environment on desktop computers. It can exploit fine-grain parallelism in the target applications by small hardware modules in the FPGA which work in parallel manner. As the first step to implement a simulator of cellular process on ReCSiP, a solver to perform a basic simulation of metabolism was implemented. The throughput of the solver was about 29 times faster than the software on Intel's PentiumIII operating at 1.13 GHz.
- 社団法人電子情報通信学会の論文
- 2004-08-01
著者
-
Amano H
Keio Univ. Yokohama‐shi Jpn
-
Amano Hideharu
Keio Univ.
-
Amano Hideharu
Amano Laboratory Department Of Computer Science Keio University
-
Yoshimi Masato
Keio University
-
OSANA Yasunori
Keio University
-
FUKUSHIMA Tomonori
Keio University
-
Yasunori Osana
Seikei University
関連論文
- A Routing Algorithm for Multihop WDM Ring
- Wavelength Division Multiple Access Ring : Virtual Topology on a Simple Ring Network
- Code Compression with Split Echo Instructions
- Message Transfer Algorithms on the Recursive Diagonal Torus
- Performance Evaluation of Hardware Multi-process Execution on the Dynamically Reconfigurable Processor
- Automatic Pipeline Construction Focused on Similarity of Rate Law Functions for an FPGA-based Biochemical Simulator
- Architecture and Evaluation of a Third-Generation RHiNET Switch for High-Performance Parallel Computing( Development of Advanced Computer Systems)
- The RDT Router Chip: A Versatile Router for Supporting a Distributed Shared Memory
- An FPGA-Based Acceleration Method for Metabolic Simulation(Recornfigurable Systems)(Reconfigurable Systems)
- A Retargetable Compiler Based on Graph Representation for Dynamically Reconfigurable Processor Arrays
- Performance Evaluation of 3-Dimensional MIN with Cache Consistency Maintenance Mechanism
- Design and Implementation Fine-grained Power Gating on Microprocessor Functional Units
- Automatic Pipeline Construction Focused on Similarity of Rate Law Functions for an FPGA-based Biochemical Simulator