A Retargetable Compiler Based on Graph Representation for Dynamically Reconfigurable Processor Arrays
スポンサーリンク
概要
- 論文の詳細を見る
For developing design environment of various Dynamically Reconfigurable Processor Arrays (DRPAs), the Graph with Configuration Information (GCI) is proposed to represent configurable resource in the target dynamically reconfigurable architecture. The functional unit, constant unit, register, and routing resource can be represented in the graph as well as the configuration information. The restriction in the hardware is also added in the graph by limiting the possible configuration at a node controlled by the other node. A prototype compiler called Black-Diamond with GCI is now available for three different DRPAs. It translates data-flow graph from C-like front-end description, applies placement and routing by using the GCI, and generates configuration data for each element of the DRPA. Evaluation results of simple applications show that Black-Diamond can generate reasonable designs for all three different architectures. Other target architectures can be easily treated by representing many aspects of architectural property into a GCI.
- 2008-11-01
著者
-
AMANO Hideharu
Keio University
-
Amano Hideharu
Keio Univ.
-
Tunbunheng Vasutan
Keio Univ. Yokohama‐shi Jpn
-
Tunbunheng Vasutan
Keio University
関連論文
- Code Compression with Split Echo Instructions
- Code Compression with Split Echo Instructions
- Performance Evaluation of Hardware Multi-process Execution on the Dynamically Reconfigurable Processor
- Automatic Pipeline Construction Focused on Similarity of Rate Law Functions for an FPGA-based Biochemical Simulator
- Architecture and Evaluation of a Third-Generation RHiNET Switch for High-Performance Parallel Computing( Development of Advanced Computer Systems)
- An FPGA-Based Acceleration Method for Metabolic Simulation(Recornfigurable Systems)(Reconfigurable Systems)
- A Retargetable Compiler Based on Graph Representation for Dynamically Reconfigurable Processor Arrays
- Data Multicasting Procedure for Increasing Configuration Speed of Coarse Grain Reconfigurable Devices(Computer Systems)
- Performance Evaluation of 3-Dimensional MIN with Cache Consistency Maintenance Mechanism
- Design and Implementation Fine-grained Power Gating on Microprocessor Functional Units