100-1000MHz Programmable Continuous-Time Filter with Auto-Tuning Schemes and Digital Calibration Sequences for HDD Read Channels
スポンサーリンク
概要
- 論文の詳細を見る
A 4th-order programmable continuous-time filter (CTF) for hard-disk-drive (HDD) read channels was developed with 65-nm CMOS process technology. The CTF cutoff frequency and boost are programmable by switching units of the operational trans-conductance amplifier (OTA) banks and the capacitor banks. The switches are operated by lifted local-supply voltage to reduce on-resistance of the transistors. The CTF characteristics were robust against process technology variations and supply voltage and temperature ranges due to the introduction of a digitally assisted compensation scheme with analog auto-tuning circuits and digital calibration sequences. The digital calibration sequences, which fit into the operation sequence of the HDD read channel, compensate for the tuning circuits of the process technology variations, and the tuning circuits compensate for the CTF characteristics over the supply voltage and temperature ranges. As a result, the CTF had a programmability of 100-1000-MHz cutoff frequency and 0-12-dB boost.
- 2012-06-01
著者
-
Yamawaki Taizo
Central Research Laboratory Hitachi Ltd.
-
KOKUBO Masaru
Central Research Laboratory, Hitachi, Ltd.
-
Kokubo Masaru
Central Research Laboratory Hitachi Ltd.
-
TERADA Takahide
Central Research Laboratory, Hitachi, Ltd.
-
NASU Koji
Renesas Design Corporation
関連論文
- Variability analysis of MOS differential amplifier (特集 小規模アナログ集積回路設計技術)
- A Dual-Mode Bluetooth Transceiver with a Two-Point-Modulated Polar-Loop Transmitter and a Frequency-Offset-Compensated Receiver(Circuit Theory)
- Intermittent Wireless Communication System for Low-Power Sensor Networks(Network)
- Low Supply Voltage and Low-Power 1-GHz PLL Frequency Synthesizer for Mobile Terminals(Regular Section)
- A 0.7-V 200-MHz Self-Calibration PLL(Special Issue on High-Performance Analog Integrated Circuits)
- Low Voltage/Low Power CMOS VCO (Special Section on Selected Papers from the 11th Workshop on Circuits and Systems in Karuizawa)
- A CMOS Offset Phase Locked Loop for a GSM Transmitter (Special Section on Analog Circuit Techniques and Related Topics)
- D-12-38 Frequency Plan for GSM/DCS1800 Dual-band Direct-conversion Radio
- A 270-MHz CMOS Quadrature Modulator for a GSM Transmitter(Special Section on Analog Circuit Techniques and Related Topics)
- Variability Analysis of Inverter Delay Time
- 100-1000MHz Programmable Continuous-Time Filter with Auto-Tuning Schemes and Digital Calibration Sequences for HDD Read Channels