A 580 fs-Resolution Time-to-Digital Converter Utilizing Differential Pulse-Shrinking Buffer Ring in 0.18μm CMOS Technology

スポンサーリンク

概要

• 論文の詳細を見る
• 2012-04-01

著者

• Chiba Yutaka

  Thine Electronics Inc.

• Miura Satoshi

  Thine Electronics Inc.

• Iizuka Tetsuya

  The Department Of Electrical Engineering And Information Systems The University Of Tokyo

• Asada Kunihiro

  The Department Of Electrical Engineering And Information Systems The University Of Tokyo

• YAMAMOTO Ryota

  THine Electronics, Inc.

• KUBO Shunichi

  THine Electronics, Inc.

• Kubo Shunichi

  Thine Electronics Inc.

• Yamamoto Ryota

  Thine Electronics Inc.

関連論文

• A High-Speed and Area-Efficient Dual-Rail PLA Using Divided and Interdigitated Column Circuits(Integrated Electronics)
• Design of Low Power Digital VLSI Circuits Based on a Novel Pass-Transistor Logic
• A 580fs-Resolution Time-to-Digital Converter Utilizing Differential Pulse-Shrinking Buffer Ring in 0.18µm CMOS Technology
• Energy Minimum Operation with Self Synchronous Gate-Level Autonomous Power Gating and Voltage Scaling
• A 580 fs-Resolution Time-to-Digital Converter Utilizing Differential Pulse-Shrinking Buffer Ring in 0.18μm CMOS Technology
• All-Digital PMOS and NMOS Process Variability Monitor Utilizing Shared Buffer Ring and Ring Oscillator
• Frequency Resolution Enhancement for Digitally-Controlled Oscillator Based on a Single-Period Switching Scheme
• Self Synchronous Circuits for Robust Operation in Low Voltage and Soft Error Prone Environments

スポンサーリンク