Energy Minimum Operation with Self Synchronous Gate-Level Autonomous Power Gating and Voltage Scaling
スポンサーリンク
概要
- 論文の詳細を見る
- 2012-04-01
著者
-
IKEDA Makoto
the Department of Electronics Engineering, and VLSI Design and Education Center (VDEC), The Universi
-
Asada Kunihiro
Dept. Of Electronic Engineering The University Of Tokyo:vlsi Design And Education Center(vdec) The University Of Tokyo
-
Devlin Benjamin
Dept. Of Electronic Engineering The University Of Tokyo
-
Asada Kunihiro
The Department Of Electrical Engineering And Information Systems The University Of Tokyo
-
Devlin Benjamin
The Dept. Of Electrical Engineering And Information Systems University Of Tokyo
-
IKEDA Makoto
the Department of Electrical Engineering and Information Systems, The University of Tokyo
関連論文
- A High-Speed and Area-Efficient Dual-Rail PLA Using Divided and Interdigitated Column Circuits(Integrated Electronics)
- Design of Low Power Digital VLSI Circuits Based on a Novel Pass-Transistor Logic
- C-12-33 40nm Self Synchronous Pipeline Stages with Autonomous Error Detection and Faulty Circuit Disabling for Robust Operation
- Energy Minimum Operation with Self Synchronous Gate-Level Autonomous Power Gating and Voltage Scaling
- Energy Minimum Operation with Self Synchronous Gate-Level Autonomous Power Gating and Voltage Scaling
- A 580 fs-Resolution Time-to-Digital Converter Utilizing Differential Pulse-Shrinking Buffer Ring in 0.18μm CMOS Technology
- All-Digital PMOS and NMOS Process Variability Monitor Utilizing Shared Buffer Ring and Ring Oscillator
- Frequency Resolution Enhancement for Digitally-Controlled Oscillator Based on a Single-Period Switching Scheme
- Self Synchronous Circuits for Robust Operation in Low Voltage and Soft Error Prone Environments