High-Performance VLSI Architecture of the LMS Adaptive Filter Using 4-2 Adders
スポンサーリンク
概要
- 論文の詳細を見る
In this report, we propose a high-performance pipelined VLSI architecture of the LMS adaptive filter derived by a cut-set retiming technique. The proposed architecture has a peculiar pipelined form with 3 adaptation delays, and the FIR filter portion has a peculiar class of the transposed form providing a minimum output latency and coefficient delay. Both the delays, the adaptation delay and coefficient delay, are compensated by a look-ahead conversion. A new high-speed 4-input and 2-output CSA type adder with a small hardware is employed. The proposed architecture can achieve a good convergence property, high-sampling rate, minimum output latency, small hardware, and lower power dissipation, simultaneously, and is very suitable to implement on the VLSI.
- 2009-02-01
著者
-
Tsunekawa Yoshitaka
Faculty Of Engineering Iwate University
-
Sato Shingo
Faculty Of Engineering Iwate University
-
TAKAHASHI Kyo
Iwate Industrial Research Institute
-
KUDO Tadamichi
Faculty of Engineering, Iwate University
-
Kudo Tadamichi
Faculty Of Engineering Iwate University
関連論文
- High-Performance VLSI Architecture of the LMS Adaptive Filter Using 4-2 Adders
- Magnetically Excited Plasma Oxidation of InP : Effects of Ar Mixing and Substrate Heating
- Magnetically Excited Plasma Oxidation of InP
- Analysis of the Convergence Condition of LMS Adaptive Digital Filter Using Distributed Arithmetic
- High-Performance Multiprocessor Implementation for Block-State Realization of State-Space Digital Filters (Special Section of Papers Selected from JTC-CSCC'93)
- High-Performance VLSI Architecture for Separable Denominator 2-D State Space Digital Filters Based on Reduced-Dimensional Decomposition