A Versatile Step-Up/Step-Down Switched-Capacitor-Based DC-DC Converter
スポンサーリンク
概要
- 論文の詳細を見る
For battery-powered electronic products, one way to extend battery life is to use a versatile step-up/step-down DC-DC converter. A new versatile step-up/step-down switched-capacitor-based converter structure is proposed, and its efficiency is analyzed. In the step-down case, the efficiency is the same as, or even better than the efficiency of linear regulators.
- （社）電子情報通信学会の論文
- 2008-05-01
著者
-
CHANG Soon-Jyh
Department of Electrical Engineering, National Cheng Kung University
-
Chang Soon-jyh
Department Of Electrical Engineering National Cheng Kung University
-
Chang Soon‐jyh
Department Of Electrical Engineering National Cheng Kung University
-
WEI Chia-Ling
Department of Electrical Engineering, National Cheng Kung University
-
WU Lu-Yao
Department of Electrical Engineering, National Cheng Kung University
-
YANG Hsiu-Hui
Department of Electrical Engineering, National Cheng Kung University
-
TSAI Chien-Hung
Department of Electrical Engineering, National Cheng Kung University
-
LIU Bin-Da
Department of Electrical Engineering, National Cheng Kung University
-
Wu Lu-yao
Department Of Electrical Engineering National Cheng Kung University
-
Liu Bin-da
Department Of Electrical Engineering National Cheng Kung University
-
Wei Chia-ling
Department Of Electrical Engineering National Cheng Kung University
-
Yang Hsiu-hui
Department Of Electrical Engineering National Cheng Kung University
-
Tsai Chien-hung
Department Of Electrical Engineering National Cheng Kung University
関連論文
- A Low-Power Mixed-Architecture ADC with Time-Interleaved Correlated Double Sampling Technique and Power-Efficient Back-End Stages
- A 5-bit 4.2-GS/s Flash ADC in 0.13-μm CMOS Process
- A Versatile Step-Up/Step-Down Switched-Capacitor-Based DC-DC Converter
- A 0.8-V 250-MSample/s Double-Sampled Inverse-Flip-Around Sample-and-Hold Circuit Based on Switched-Opamp Architecture
- Low-Power Circuit Techniques for Low-Voltage Pipelined ADCs Based on Switched-Opamp Architecture
- Coefficients Generation for the 4th-Order Leapfrog Sigma-Delta A/D Converters (Analog Signal Processing)
- A 1.2V Rail-to-Rail Analog CMOS Rank Filter
- A Third-Order Low-Distortion Delta-Sigma Modulator with Opamp Sharing and Relaxed Feedback Path Timing
- An Analog CMOS Rank-Order Extractor with O(N) Complexity Using Maximum/Winner-Take-All Circuit(Integrated Electronics)
- A Low-Cost Bit-Error-Rate BIST Circuit for High-Speed ADCs Based on Gray Coding