A 5-bit 4.2-GS/s Flash ADC in 0.13-μm CMOS Process
スポンサーリンク
概要
- 論文の詳細を見る
- 2009-02-01
著者
-
CHANG Soon-Jyh
Department of Electrical Engineering, National Cheng Kung University
-
Chang Soon-jyh
Department Of Electrical Engineering National Cheng Kung University
-
LIN Ying-Zu
Department of Electrical Engineering, National Cheng Kung University
-
LIU Yen-Ting
Department of Electrical Engineering, National Cheng Kung University
-
Lin Ying-zu
Department Of Electrical Engineering National Cheng Kung University
-
Liu Yen-ting
Department Of Electrical Engineering National Cheng Kung University
関連論文
- A Low-Power Mixed-Architecture ADC with Time-Interleaved Correlated Double Sampling Technique and Power-Efficient Back-End Stages
- A 5-bit 4.2-GS/s Flash ADC in 0.13-μm CMOS Process
- A Versatile Step-Up/Step-Down Switched-Capacitor-Based DC-DC Converter
- A 0.8-V 250-MSample/s Double-Sampled Inverse-Flip-Around Sample-and-Hold Circuit Based on Switched-Opamp Architecture
- Low-Power Circuit Techniques for Low-Voltage Pipelined ADCs Based on Switched-Opamp Architecture
- A Low-Cost Bit-Error-Rate BIST Circuit for High-Speed ADCs Based on Gray Coding