A Fully Integrated 1.7-3.125 Gbps Clock and Data Recovery Circuit Using a Gated Frequency Detector(<Special Section>Papers Selected from AP-ASIC 2004)

スポンサーリンク

概要

• 論文の詳細を見る

• A fully integrated clock and data recovery circuit with the proposed gated frequency detector (GFD) is presented. It has been realized in a standard 0.25-μm CMOS technology. The proposed voltage-controlled oscillator (VCO) can achieve wide operation range and reasonable conversion gain by employing the analog/digital dual loop architecture. The characteristics of small VCO gain can help to reduce loop bandwidth without enlarge the capacitors and relax the constraint on choosing the loop parameter to reduce the size of the on-chip capacitor. The proposed GFD will make the frequency lock time fixed and can avoid the harmonic locking problem in digital domain for wide data rate operations. All measured BERs are less than 10^<-12> with the data rate from 1.7 Gbps to 3.125 Gbps.

• 2005-08-01

著者

• Liu Shen‐iuan

  National Taiwan Univ. Taipei Twn

• Liu Shen-iuan

  Graduate Institute Of Electronics Engineering And Department Of Electrical Engineering National Taiw

• Liu Shen-iuan

  Graduate Institute Of Electronics Engineering & Department Of Electrical Engineering National Ta

• YANG Rong-Jyi

  Graduate Institute of Electronics Engineering and the Department of Electrical Engineering, National

• Yang Rong-jyi

  Graduate Institute Of Electronics Engineering And Department Of Electrical Engineering National Taiw

関連論文

• A Wide-Range Multiphase Delay-Locked Loop Using Mixed-Mode VCDLs(PLL, Analog Circuit and Device Technologies)
• A Fully Integrated 1.7-3.125 Gbps Clock and Data Recovery Circuit Using a Gated Frequency Detector(Papers Selected from AP-ASIC 2004)
• Low-Voltage and Low-Power CMOS Voltage-to-Current Converter(Analog Circuit and Device Technologies)
• A Multi-Band Burst-Mode Clock and Data Recovery Circuit(Analog and Communications,Low-Power, High-Speed LSIs and Related Technologies)
• All-Digital Clock Deskew Buffer with Variable Duty Cycles(Analog Circuit and Device Technologies)

スポンサーリンク