YANG Rong-Jyi | Graduate Institute of Electronics Engineering and the Department of Electrical Engineering, National
スポンサーリンク
概要
- 同名の論文著者
- Graduate Institute of Electronics Engineering and the Department of Electrical Engineering, Nationalの論文著者
関連著者
-
Liu Shen‐iuan
National Taiwan Univ. Taipei Twn
-
Liu Shen-iuan
Graduate Institute Of Electronics Engineering & Department Of Electrical Engineering National Ta
-
YANG Rong-Jyi
Graduate Institute of Electronics Engineering and the Department of Electrical Engineering, National
-
Yang Rong-jyi
Graduate Institute Of Electronics Engineering And Department Of Electrical Engineering National Taiw
-
Liu Shen-iuan
Graduate Institute Of Electronics Engineering And Department Of Electrical Engineering National Taiw
-
Yang Rong-jyi
Graduate Institute Of Electronics Engineering And The Department Of Electrical Engineering National
-
Liu Shen-iuan
Graduate Institute Of Electronics Engineering And The Department Of Electrical Engineering National
著作論文
- A Wide-Range Multiphase Delay-Locked Loop Using Mixed-Mode VCDLs(PLL, Analog Circuit and Device Technologies)
- A Fully Integrated 1.7-3.125 Gbps Clock and Data Recovery Circuit Using a Gated Frequency Detector(Papers Selected from AP-ASIC 2004)