Mapping of neural networks onto the memory-processor integrated architecture
スポンサーリンク
概要
- 論文の詳細を見る
- 1998-08-01
著者
-
Han Tack-Don
Department of Computer Science, Yonsei University
-
Noh Mi-jung
Department Of Computer Scinece Yonsei University
-
Han Tack-don
Department Of Computer Science Yonsei University
-
Han Tack-don
Department Of Computer Scinece Yonsei University
-
Kim Youngsik
Department Of Information Storage Engineering Center For Information Storage Device Yonsei Universit
-
Kim Youngsik
Department Of Computer Scinece Yonsei University
-
Kim Shin-dug
Department Of Computer Scinece Yonsei University
-
Kim Shin-dug
Department Of Computer Science Yonsei University
関連論文
- An effective depth data memory system using an escape count buffer for 3D rendering processors
- An Effective Load Balancing Scheme for 3D Texture-Based Sort-Last Parallel Volume Rendering on GPU Clusters
- Human papillomavirus genotyping by oligonucleotide microarray and p16^ expression in uterine cervical intraepithelial neoplasm and in invasive carcinoma in Korean women
- Fatigue Properties of the Ti-Ni Base Shape Memory Alloy Wire
- Cooperative Cache System : A Low Power Cache System for Embedded Processors(Digital,Low-Power, High-Speed LSIs and Related Technologies)
- Mapping of neural networks onto the memory-processor integrated architecture
- Design of the Floating-Point Adder Supporting the Format Conversion and the Rounding Operations with Simultaneous Rounding Scheme(Regular Section)
- ORS-02 DESIGN OF WAFER-BASED NA 0.85 MICRO OBJECTIVE LENS AND INTEGRATED PICK UP MODULE FOR SMALL FORM FACTOR OPTICAL DRIVE
- Color Classification using Quiet Zone Information for Color-Based Image Code Recognition(CV)
- Efficient ray sorting for the tracing of incoherent rays
- A PRAM based block updating management for hybrid solid state disk
- Erratum: Efficient ray sorting for the tracing of incoherent rays [IEICE Electronics Express Vol.9 (2012), No. 9 pp.849-854]
- Effective Fixed-Point Pipelined Divider for Mobile Rendering Processors
- Node pre-fetching architecture for real-time ray tracing
- The design of a texture mapping unit with effective MIP-map level selection for real-time ray tracing