Inter search mode reduction based parallel propagate partial SAD architecture for variable block size motion estimation in H.264/AVC (第20回回路とシステム軽井沢ワークショップ論文集) -- (映像応用)

スポンサーリンク

概要

著者

関連論文

VLSI Oriented Fast Motion Estimation Algorithm Based on Pixel Difference, Block Overlapping and Motion Feature Analysis
D-11-14 A Mode Reduction Based Fast Integer Motion Estimation Algorithm for HDTV
Pipeline-Based Partition Exploration for Heterogeneous Multiprocessor Synthesis
BS-12-18 A Novel Hardware-Friendly Regular 3-Step Integer Motion Estimation Algorithm for H.264/AVC(BS-12. Network Planning, Control, and Management)
A-16-1 Group-Based Prediction Scheme on Multiple Reference Frame Fractional Motion Estimation in H.264/AVC
Lossless VLSI Oriented Full Computation Reusing Algorithm for H.264/AVC Fractional Motion Estimation(Selected Papers from the 19th Workshop on Circuits and Systems in Karuizawa)
D-11-18 An Edge Information Based Block Size Decision Method for Intra Mode Decision in H.264/AVC
D-11-19 Multi-Stage Based Inter Mode Decision Algorithm in H.264/AVC
D-11-21 Macroblock Level Rate Control for H.264/AVC Based on Model Parameter Update and Weighted Reference Calculation
D-11-20 Bayesian Decision Based All-Zero Block Detection Algorithm in H.264/AVC
Lossy Strict Multilevel Successive Elimination Algorithm for Fast Motion Estimation(Selected Papers from the 19th Workshop on Circuits and Systems in Karuizawa)
Low-Power Partial Distortion Sorting Fast Motion Estimation Algorithms and VLSI Implementations(Advanced Image Technology)
Motion content based search range prediction in variable block size motion estimation (第20回回路とシステム軽井沢ワークショップ論文集) -- (映像応用)
A Fine-Grain Scalable and Low Memory Cost Variable Block Size Motion Estimation Architecture for H.264/AVC(Integrated Electronics)
A VLSI Architecture for Variable Block Size Motion Estimation in H.264/AVC with Low Cost Memory Organization(VLSI Architecture,VLSI Design and CAD Algorithms)
Scalable VLSI Architecture for Variable Block Size Integer Motion Estimation in H.264/AVC(Selected Papers from the 18th Workshop on Circuits and Systems in Karuizawa)
261MHz Parallel Tree Architecture for Full Search Variable Block Size Motion Estimation in H.264/AVC
261MHz Parallel Tree Architecture for Full Search Variable Block Size Motion Estimation in H.264/AVC
A strict successive elimination algorithm for fast motion estimation (映像信号処理)
A VLSI Array Processing Oriented Fast Fourier Transform Algorithm and Hardware Implementation(VLSI Architecture, VLSI Design and CAD Algorithms)
An Irregular Search Window Reuse Scheme for MPEG-2 to H.264 Transcoding
Pipeline-Based Partition Exploration for Heterogeneous Multiprocessor Synthesis
Exploring Partitions Based on Search Space Smoothing for Heterogeneous Multiprocessor System
Fast Custom Instruction Identification Algorithm Based on Basic Convex Pattern Model for Supporting ASIP Automated Design
Highly Parallel Fractional Motion Estimation Engine for Super Hi-Vision 4k×4k@60fps
Adaptive Sub-Sampling Based Reconfigurable SAD Tree Architecture for HDTV Application
Hardware-Oriented Early Detection Algorithms for 4×4 and 8×8 All-Zero Blocks in H.264
VLSI Oriented Fast Motion Estimation Algorithm Based on Pixel Difference, Block Overlapping and Motion Feature Analysis
Macroblock Feature Based Complexity Reduction for H.264/AVC Motion Estimation
Macroblock and Motion Feature Analysis to H.264/AVC Fast Inter Mode Decision
Adaptive Search Range Algorithms for Variable Block Size Motion Estimation in H.264/AVC
Content-Aware Fast Motion Estimation for H.264/AVC
Edge Block Detection and Motion Vector Information Based Fast VBSME Algorithm
Parallel Improved HDTV720p Targeted Propagate Partial SAD Architecture for Variable Block Size Motion Estimation in H.264/AVC
A-4-18 Integer Search Position Based Fast Motion Estimation in H.264/AVC
SAD accumulation termination algorithm and early loop termination decision based high quality fast motion estimation for H.264/AVC (第21回回路とシステム軽井沢ワークショップ論文集) -- (動画像符号化(2))
Inter search mode reduction based parallel propagate partial SAD architecture for variable block size motion estimation in H.264/AVC (第20回回路とシステム軽井沢ワークショップ論文集) -- (映像応用)
Constant Bit-Rate Multi-Stage Rate Control for Rate-Distortion Optimized H.264/AVC Encoders
Loss free VLSI oriented full computation reusing algorithm for H.264 fractional motion estimation (映像信号処理)
Architecture and Circuit Optimization of Hardwired Integer Motion Estimation Engine for H.264/AVC
Highly Parallel and Fully Reused H.264/AVC High Profile Intra Predictor Generation Engine for Super Hi-Vision 4k×4k@60fps
A Novel Cache Replacement Policy via Dynamic Adaptive Insertion and Re-Reference Prediction
Fast H.264/AVC DIRECT Mode Decision Based on Mode Selection and Predicted Rate-Distortion Cost
Content Based Coarse to Fine Adaptive Interpolation Filter for High Resolution Video Coding

もっと見る

スポンサーリンク