New Observations and Impacts of Diameter-Dependent Annealing Effects in Silicon Nanowire Transistors
スポンサーリンク
概要
- 論文の詳細を見る
In this paper, an abnormal diameter-dependent annealing (DDA) effect in silicon nanowire transistors (SNWTs) is observed and its impacts on device performance are investigated. It is found that the implanted dopants diffuse faster in thin nanowires than those in thick nanowires during the rapid annealing process, which results in underestimating the length of designed source/drain (S/D) extension (SDE) region in SNWTs. The impacts of DDA on SNWTs are studied in terms of S/D series resistance ($R_{\text{SD}}$), tradeoff between parasitic capacitance and resistance, and process parameter dependence. The random dopant fluctuations (RDF) in nanowire SDE regions (SDE-RDF) are also discussed. The results indicate that SDE-RDF induced $R_{\text{SD}}$ variation in SNWTs is enhanced by DDA effects, which aggravates the driving current variations with the downscaling of SNWT diameter.
- 2011-04-25
著者
-
Huang Ru
Institute Of Microelectronics Peking University
-
Wang Yangyuan
Institute Of Microelectronics Peking University
-
Wang Runsheng
Institute of Microelectronics, Peking University, Beijing 100871, P. R. China
-
Yu Tao
Institute of Microelectronics, Peking University, Beijing 100871, P. R. China
-
Huang Ru
Institute of Microelectronics, Peking University, Beijing 100871, P. R. China
-
Wang Yangyuan
Institute of Microelectronics, Peking University, Beijing 100871, P. R. China
-
Ding Wei
Institute of Microelectronics, Peking University, Beijing 100871, P. R. China
関連論文
- Atomistic Simulation of RTA Annealing for Shallow Junction Formation Characterizing both BED and TED(the IEEE International Conference on SISPAD '02)
- New Observations and Impacts of Diameter-Dependent Annealing Effects in Silicon Nanowire Transistors
- Performance Improvement of Capacitorless Dynamic Random Access Memory Cell with Band-Gap Engineered Source and Drain
- Characteristics of Gate Current Random Telegraph Signal Noise in SiON/HfO2/TaN p-Type Metal–Oxide–Semiconductor Field-Effect Transistors under Negative Bias Temperature Instability Stress Condition
- High Density Capacitorless Dynamic Random Access Memory Cell with Quasi Silicon-on-Insulator Structure Based on Bulk Substrate