Novel Multiple-Channel Polycrystalline Silicon Thin-Film Transistors Employing Asymmetric Spacing
スポンサーリンク
概要
- 論文の詳細を見る
A novel multiple-channel structure that improves the reliability of polycrystalline silicon thin-film transistors (poly-Si TFTs) employing the sequential lateral solidification (SLS) process under high gate and drain bias stress was proposed and fabricated without any additional processes. It was successfully verified that the proposed asymmetric-spacing (AS) multiple-channel TFT effectively suppressed the threshold voltage shift by about 47% and reduced the mobility variation of the poly-Si TFT by about 3% compared with those of a conventional device by using a larger spacing in the central region of the channel area. This is possibly due to the emission of induced heat inside the device during operation. Our experimental results show that the proposed AS multiple-channel TFT has more stable electrical characteristics than the conventional-structure TFT under a high gate and drain bias condition.
- 2011-03-25
著者
関連論文
- Novel Multiple-Channel Polycrystalline Silicon Thin-Film Transistors Employing Asymmetric Spacing
- New Bidirectional T-Shaped Triple-Gate n-Type Polycrystalline Silicon Thin-Film Transistors Formed by Low-Temperature Sequential Lateral Solidification Process to Reduce of Kink Effects
- Bias-Temperature- and Light-Induced Instability in Short-Channel ($L = 1.5$ μm) p-Type Polycrystalline Silicon Thin-Film Transistors on Glass Substrates
- Reliability in Short-Channel p-Type Polycrystalline Silicon Thin-Film Transistor under High Gate and Drain Bias Stress
- High-Temperature Tensile Deformation Behavior of New Heat Resistant Aluminum Alloy
- Hot-Carrier Effects in Short Channel (L = 1.5μm) p-Type Polycrystalline Silicon Thin-Film Transistors
- Novel F-Shaped Triple-Gate Structure for Suppression of Kink Effect and Improvement of Hot Carrier Reliability in Low-Temperature Polycrystalline Silicon Thin-Film Transistor
- Positive Shift of Threshold Voltage in Short-Channel ($L = 1.5$ μm) p-Type Polycrystalline Silicon Thin-Film Transistor under Off-State Bias Stress
- Effect of Dynamic Bias Stress in Short-Channel (L=1.5 μm) p-Type Polycrystalline Silicon Thin-Film Transistors