Analysis of DC Characteristics and Small Signal Equivalent Circuit Parameters of GaAs Metal–Semiconductor Field Effect Transistors with Different Gate Lengths and Different Gate Contours by Two-Dimensional Device Simulations
スポンサーリンク
概要
- 論文の詳細を見る
The gate length and gate contour of a GaAs metal–semiconductor field effect transistor (MESFET) device play important roles in determining the small signal circuit parameters and large signal breakdown voltage behavior. GaAs MESFETs with different gate lengths and gate contours were studied by the two-dimensional (2-D) semiconductor device simulations to investigate the dependence of small signal circuit parameters and breakdown voltage on gate length and gate contour. The results show that gate length affects small-signal circuit parameter $C_{\text{gs}}$ while gate contour affects $C_{\text{gd}}$. The breakdown voltage has strong dependence on gate contour and little dependence on gate length.
- Published by the Japan Society of Applied Physics through the Institute of Pure and Applied Physicsの論文
- 2005-09-15
著者
-
YANG S.
Department of Biomedical Engineering, University of Iowa
-
Meng C.
Department of Communication Engineering, National Chiao Tung University, Hsinchu, Taiwan 300, R.O.C.
-
Su J.
Department of Communication Engineering, National Chiao Tung University, Hsinchu, Taiwan 300, R.O.C.
関連論文
- Comparative Biomechanical Analysis of a Cervical Cage Made of an Unsintered Hydroxyapatite Particle and Poly-L-Lactide Composite in a Cadaver Model
- Interface Formation and Electrical Properties of TiO_xN_y/HfO_2/Si Structure
- Fabrication Technique of High Density Quantum-Wire Arrays by Photolithography and Metalorganic Chemical Vapor Deposition
- Estimation of True Growth Yield and Maintenance Parameters for Methanol Utilizing Organisms
- IL-1α Stimulates Cathepsin K Expression in Osteoclasts via the Tyrosine Kinase-NF-κB Pathway
- Analysis of DC Characteristics and Small Signal Equivalent Circuit Parameters of GaAs Metal–Semiconductor Field Effect Transistors with Different Gate Lengths and Different Gate Contours by Two-Dimensional Device Simulations
- Refining of Intermediate Transformation Microstructure by Relaxation Processing